• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A system and method of creating a highly efficient digital amplifier which can take either analog or digital inputs, and produce a high power accurate representation of the input to drive speakers or other low impedance load is described. The system employs a transition detector and delay unit which allows the comparator of the signal modulator to ignore its inputs for a pre-determined number of subsequent clock cycles once an output transition has been detected. Through the use of faster clocks and variable clock cycle skips upon the comparator's output transition, finer resolution of the feedback's clock period for noise-shaping purposes is achieved. Finer resolution of the clock period allows the present invention to employ a more aggressive noise-shaping than previously possible. In another aspect of the invention, additional delta-sigma modulator noise suppression is obtained by using the common bridge implementation of the power output stage with the improvement of configuring the bridge to create a 3-state condition instead of the conventional 2 states. By controlling the two halves of the bridge independently of one another, an output with 3 states makes for improved noise shaping performance.
    公开号:US20010005174A1
    申请号:US09/768,674
    申请日:2001-01-24
    公开日:2001-06-28
    发明作者:Erlend Olson；Ion Opris
    申请人:Broadcom Corp；
    IPC主号:H03M7-3006
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] The present invention relates to the field of switching amplifiers. More specifically, the present invention relates to a novel method of sampling in the signal modulation stage of a digital amplifier to achieve a highly accurate representation of the input signal at substantial gain. [0002]
    [0003] 2. Description of the Related Art [0003]
    [0004] There have been various developments pertaining to oversampled, noise-shaping signal processing. These developments have been applicable to both continuous-time (analog) and discrete-time (digital or sampled analog) signals. The constant struggle in this field is to increase the efficiency of the amplifiers. Given the myriad of applications of sound applications in the electronics of today, it is apparent that an efficient audio amplification is highly desirable. [0004]
    [0005] In response to this need, attempts have been made to design switching audio amplifiers using oversampled, noise-shaping modulators, especially delta-sigma modulators. A prior art first order delta-sigma modulator is shown in FIG. 1. A noise shaping network [0005] 102 is connected in series with a comparator 104, which is a 1-bit quantizer with sampling rate fs. The output 105 of the comparator is fed back to the noise shaping network via summation element 106. The feedback in turn forces the average value of the quantized output signal to track the average value of the input to the modulator 100. Any difference between the quantized output and modulator input is accumulated in the noise shaping network 102 and eventually corrected. For first-order delta-sigma modulators, noise in the signal band due to quantization error is reduced by approximately 9 dB for each doubling of the oversampling ratio (OSR). The OSR is given by fs/2fo, where 2fo is the Nyquist rate, i.e., twice the bandwidth fo of the baseband signal, and fs is the previously mentioned 1-bit quantizer's sampling rate. For second-order delta-sigma modulators, this noise is reduced by approximately 15 dB (9 dB+6 dB) for the same increase in OSR. However, noise improvements achieved by increases in the OSR, i.e., increases in fs, are ultimately limited as the rise and fall times of the output signal become significant with respect to the sample period.
    [0006] Accordingly, it would be highly desirable to employ aggressive noise shaping while at the same time maintaining a fixed signal feedback rate for improved noise shaping. This would allow efficient application of audio amplification in many of today's electronics such as multimedia computers. [0006] SUMMARY OF THE INVENTION
    [0007] A system and method of creating a highly efficient digital amplifier which can take either analog or digital inputs, and produce a high power accurate representation of the input to drive speakers or other low impedance load is described. The system employs a transition detector and delay unit which allows the comparator of the signal modulator to ignore its inputs for a pre-determined number of subsequent clock cycles once an output transition has been detected. Through the use of faster clocks and variable clock cycle skips upon the comparator's output transition, finer resolution of the feedback's clock period for noise-shaping purposes is achieved. Finer resolution of the clock period allows the present invention to employ a more aggressive noise-shaping than previously possible. [0007]
    [0008] In another aspect of the invention, additional delta-sigma modulator noise suppression is obtained by using the common bridge implementation of the power output stage with the improvement of configuring the bridge to create a 3-state condition instead of the conventional 2 states. By controlling the two halves of the bridge independently of one another, an output with 3 states makes for improved noise shaping performance. [0008] BRIEF DESCRIPTION OF THE DRAWINGS
    [0009] FIG. 1 is a schematic representation of a prior art first order delta-sigma modulator; [0009]
    [0010] FIG. 2A is a schematic representation of one embodiment of a digital amplifier which incorporates the present invention for processing digital inputs; [0010]
    [0011] FIG. 2B is a schematic representation of one embodiment of a digital amplifier that incorporates the present invention for processing analog inputs; [0011]
    [0012] FIG. 3 is a schematic representation of the new implementation of a sigma-delta modulator in accordance with the present invention; [0012]
    [0013] FIG. 4 is a schematic representation of an embodiment of the transition detector and delay unit of FIG. 3; [0013]
    [0014] FIG. 5 is a schematic representation of a single-loop 1-bit feedback 6th order sigma-delta modulator which incorporates the present invention; [0014]
    [0015] FIG. 6 is a graph of the signal spectrum for a conventional 6th order delta-sigma modulator with F[0015] clock=1 MHz;
    [0016] FIG. 7 is a graph of the signal spectrum for a 6th order delta-sigma modulator with F[0016] clock=10 MHz and N=10 according to an embodiment of the present invention;
    [0017] FIG. 8 is a schematic representation of bridge output as existing in the prior art; [0017]
    [0018] FIG. 9 is a schematic representation of bridge circuit in accordance with one embodiment of the present invention; and [0018]
    [0019] FIG. 10 is an output diagram of the bridge circuit in FIG. 9. [0019] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [0020] The present description is of the best presently contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not to be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims. [0020]
    [0021] The present invention will be described in reference to a 1-bit digital amplifier [0021] 200. Referring to FIG. 2A, the input may be a digital signal 202 consisting of typically a 16 bit or 18 bit digital input. In this example, it may be a digital audio input at 48 kHz. A digital interpolation filter 204, converts the low rate, multi-bit signal 202 to a high rate multi-bit signal 206. The signal 206 consists of typically 16 to 22 bits in an audio application at a sample rate of typically 32 to 128 times the original sample rate at 202. An additional digital filter 208 can also be added, which performs two functions. First, it performs a typical crossover function commonly used in audio to divide up the frequency content of the incoming signal 202, in order to more carefully parameterize for proper reproduction of signals through the subsequent signal path. Second, it performs a pre-warping of the signal frequency content such that after the signal 210 is subsequently warped through the non-linear mechanical response of the speaker 218, the resulting audio has flat frequency response to the listener. The signal 210 then enters the new type of delta-sigma modulator 212. This new type of modulator, further described below, then outputs a signal 214 which possess certain special characteristics also further described below. Finally, the signal at 214 then drive a typical H-bridge controller 216, which directly drives the speakers 218.
    [0022] Referring to FIG. 2B, the core of the 1-bit digital amplifier, consisting of the delta-sigma modulator [0022] 212 and the H bridge controller 216, can also be used in an embodiment that receives an analog signal 203, instead of a digital signal 202. For the analog input signal 203, an interpolation filter is not required.
    [0023] Referring to FIG. 3, delta-sigma modulator [0023] 212 of FIG. 2 is shown in further detail. The configuration may be applied to any single loop 1-bit feedback delta-sigma modulator as indicated in FIG. 1. In FIG. 3, output 214 of the comparator 104 is fed back to the noise shaping network along with input 210 via summation element 106. The noise shaping network 102 is coupled to the comparator 104 which is then coupled to the transition detector and delay unit 308. The output 310 of the transition detector and delay unit 308 provides the inputs of the AND gate 316. The output 318 of the AND gate 316 provides the clock input of the comparator 104. This clock input 318 determines the moment when the comparator output 214 gets updated. The transition detector and delay unit 308 allows the comparator 104 to ignore its inputs for a predetermined number of subsequent clock cycles once an output transition has been detected. In other words, when the comparator output 214 goes through a transition (e.g., from 0 to 1 or from 1 to 0), the output 310 from the transition detector and delay unit 308 is always a “0” to disable the comparator 104. The comparator 104 in such an instance is disabled since the output 318 of the AND gate 316 will always be a “0” if at least one of its inputs is a “0”. A possible implementation of the of the transition detector and delay unit 308 is shown in FIG. 4. In this implementation, N flip-flops 410, 412, and so forth are employed to provide an output 310 such that inputs to the comparator 104 will be ignored for a period of N clock cycles following a transition in the comparator output 214. Thus, N is a variable value which may be adjusted to achieve specified results. As illustrated in FIG. 4, the transition detector and delay unit 308 employs a NOR gate 402 and an AND gate 404. Basically, the OR gate 406 will provide output 450 of “1” if either output 430 from the NOR gate 402 or the output 440 from the AND gate 404 is a “1”. The only way for a NOR gate to produce an output of “1” is to have all its inputs be “0”. The only way for an AND gate to produce an output of “1” is to have all its inputs be “1”. Therefore, it is clear that any combination of “0” and “1” as the inputs for either the NOR gate 402 or AND gate 404 will result in each respective output to be “0”. This configuration allows the comparator 104 to effectively ignore its inputs 210 for a pre-determined number of clock cycles once its output 214 has gone through a transition.
    [0024] The end result of this arrangement is that the comparator output [0024] 214, and therefore the drive signal 214 for the H-bridge controller 216, cannot change states faster than the clock frequency of the delta-sigma modulator divided by N, which is significantly lower than the clock frequency. Since the feedback 214 in the 1-bit delta sigma modulator (FIG. 1) is basically disabled during the non-responsive period (N clock cycles) of the comparator 104, the stability of the loop is affected. Therefore, the noise shaping afforded by the delta-sigma converter has to be less aggressive than that typically cited in such designs where the feedback is expected to be responsive at the clock frequency. However, this is assuming that the clock frequency of the modulator remains the same. If a faster clock is employed to offset the increasing value of N, then the comparator response and hence the feedback signal is a feedback at the frequency of the faster clock divided by N, but with a finer resolution of the clock period, since the “high” or “low” output of the comparator can exist for N clocks, N+1 clocks, N+2 clocks, and so on.
    [0025] For example, assume that for N=1, a clock with a frequency of 1 MHz (period of 1 μs) is used in the modulator. So, with N=1, there is no delay caused by the transition in comparator output and the feedback occurs at a frequency of 1 MHz. Now, assume that for N=10, a clock with a frequency of 10 MHz (period of 10 μs) is used in the modulator. Then, every transition of the comparator output causes the comparator to ignore its inputs for 10 clock cycles. However, since the faster clock has a frequency of 10 MHz, the feedback frequency is still 1 MHz (10 MHz divided by N=10). With the feedback frequency remaining the same by using a faster clock, this invention maintains the desired feedback frequency rate while at the same time achieving finer resolution of the clock period of {fraction (1/10)} μs. Finer resolution of the clock period allows the present invention to employ a more aggressive noise-shaping than previously possible. A complete theory of delta-sigma modulator basic design can be found in “Delta-Sigma Data Converters—Theory, Design and Simulation” edited by S. R. Norsworthy, R. Schreier and G. Temes, IEEE Press, 1996 pp. 152-155 and pp. 178-183. [0025]
    [0026] A noise shaping function that maintains stability with the approach described herein can be obtained by adjusting the coefficients of a standard noise shaping function. Unfortunately, since sigma-delta converters are based on the non-linear function of the 1-bit quantizer (the comparator), there is no general linear stability theory currently in existence for loop orders higher than two, but the stability of the loop can only be verified through simulations. [0026]
    [0027] A digital amplifier involving a conventional single-loop 1-bit feedback 6th order delta-sigma modulator [0027] 500 is shown in FIG. 5. Referring to FIG. 5, there are six summation elements 502, 504, 506, 508, 510, 512 coupled in series to six integrators 520, 522, 524, 526, 528, 530. The input 210 is fed into the system via summation element 502 and is eventually fed as the input to the comparator 104. The output 214 of the comparator 104 is fed back to each of the six summation elements of the modulator 500. An example of the output of such a digital amplifier with Fclock=1 MHz which achieves 69 dB signal-to-noise ratio (SNR) in a 20 kHz BW, is shown in FIG. 6. It has an output clock, and hence comparator resolution and power device switching time of 1 μs. By using a 10 MHz clock instead with N=10 (again then, the minimum comparator resolution is 1 μs), in accordance with one embodiment of the present invention, the SNR in the same 20 kHz band is 90 dB, as indicated by the signal-to-noise ratio (SNR) in FIG. 7. The feedback coefficients for this particular example are:
    [0028] where a is a parameter close to 1 used for stability simulations (a=0.98 in this example), and g[0028] 1 and g2 are resonator settings, as indicated in FIG. 5. As previously mentioned, the method is equally applicable to analog or digital implementations.
    [0029] In another aspect of the invention, a novel technique employed in the H-bridge controller [0029] 216 of FIG. 2 is disclosed. It relates to the technique previously described for the delta-sigma converter. Referring to the prior art as shown in FIG. 8, the bridge Output P 810 and Output N 820 are dependent on one another. In other words, Output P 810 and Output N 820 are both −Vdd or +Vdd. Thus, with the Output 830=Output P 810−Output N 820, the peak-to-peak maximum amplitude is 2Vdd (either +2Vdd or −2Vdd). Additional delta-sigma modulator noise suppression can be obtained by using the common bridge implementation of the power output stage shown in FIG. 9, with the improvement of configuring the bridge to create a 3-state condition instead of the conventional 2 states. By controlling the two halves of the bridge independently of one another, Output P 910 and Output N 920 have values independent from one another. Thus, four different possible permutations exist for values of Output I 940 and Output II 950. The combination of these four values determine the three states of Output 930 value, since Output=Output I−Output II. The Output 930 thus has three states as shown in FIG. 10. The delta-sigma modulator feedback can then also be interpreted as 3 states instead of only 2, and the noise-shaping performance of the loop is improved by an additional 3 dB. By adding the third state to the feedback the stability of the loop is improved and the noise shaping function can be designed more aggressively. Moreover, the gating mechanism for the two legs can be independent, so output changes faster than Tclock*N can occur at the output without any device in the H-bridge switching faster than Fclock/N. This result can be seen in FIG. 10, where the period of Output I and Output II at any given state (0 or 1) span at least as long as Tclock*N. However, because Output is equal to the value of Output I−Output II (a combination of two independent results), the period of Output's state (−1, 0, or 1) can be shorter than Tclock*N. Therefore, the state transition of Output may occur at a rate faster than Fclock/N.
    权利要求:
    Claims (6)
    [1" id="US-20010005174-A1-CLM-00001] 1. A modulation stage for signal shaping comprising:
    means for preliminary noise-shaping of an input signal; and
    means for discrete-time sampling having a predetermined sampling frequency, the sampling means coupled to the noise-shaping means to produce an output signal with a lower transition rate with respect to said sampling frequency by a predetermined multiple.
    [2" id="US-20010005174-A1-CLM-00002] 2. A modulation stage for signal shaping of
    claim 1 wherein the means for discrete-time sampling further comprises means for suppressing sampling of the input signal for a set number of clock cycles.
    [3" id="US-20010005174-A1-CLM-00003] 3. A modulation stage for signal shaping of
    claim 2 wherein the means for suppressing comprises means for detecting a transition in the output signal.
    [4" id="US-20010005174-A1-CLM-00004] 4. A H-bridge controller wherein its outputs consist of three states.
    [5" id="US-20010005174-A1-CLM-00005] 5. A H-bridge controller of
    claim 4 wherein the gating mechanism for each leg is independently controlled.
    [6" id="US-20010005174-A1-CLM-00006] 6. A digital amplifier comprising:
    a modulation stage for signal shaping; and
    a H-bridge controller wherein its outputs consist of three states.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6864815B2|2005-03-08|Method and apparatus for efficient mixed signal processing in a digital amplifier
    WO2001003303A9|2002-04-25|Method and apparatus for efficient mixed signal processing in a digital amplifier
    US5974089A|1999-10-26|Method and apparatus for performance improvement by qualifying pulses in an oversampled noise-shaping signal processor
    US6933871B2|2005-08-23|Feedback steering delta-sigma modulators and systems using the same
    US6727832B1|2004-04-27|Data converters with digitally filtered pulse width modulation output stages and methods and systems using the same
    EP1540827B1|2007-12-12|Noise shaping circuits and methods with feedback steering overload compensation and systems using the same
    US5777512A|1998-07-07|Method and apparatus for oversampled, noise-shaping, mixed-signal processing
    US5757301A|1998-05-26|Instability recovery method for sigma-delta modulators
    US8324969B2|2012-12-04|Delta-sigma modulator approach to increased amplifier gain resolution
    JP2009503930A|2009-01-29|Quantizer overload prevention of feedback type delta-sigma modulator
    US20040036636A1|2004-02-26|Tone-free dithering methods for sigma-delta DAC
    US7119726B2|2006-10-10|Error feedback structure for delta-sigma modulators with improved stability
    US20100329482A1|2010-12-30|Audio digital to analog converter and audio processing apparatus including the same
    US20030031245A1|2003-02-13|Modulator for digital amplifier
    US7782238B2|2010-08-24|Asymmetric PWM signal generator, method thereof, and data processing apparatus including the same
    US6331833B1|2001-12-18|Highly linear sigma-delta modulator having graceful degradation of signal-to-noise ratio in overload condition
    US6518849B1|2003-02-11|Dynamic delay compensation versus average switching frequency in a modulator loop and methods thereof
    GB2438774A|2007-12-05|A bit-flipping sigma-delta modulator with noise control
    JP2002076903A|2002-03-15|Digital/analog converting circuit and regenerator using the same
    同族专利:
    公开号 | 公开日
    US6864815B2|2005-03-08|
    EP1192717B1|2004-09-08|
    US20050030093A1|2005-02-10|
    WO2001003303A3|2002-01-10|
    AU5892800A|2001-01-22|
    AT275777T|2004-09-15|
    DE60013602T2|2005-09-22|
    US6933870B2|2005-08-23|
    EP1192717A2|2002-04-03|
    US6791404B1|2004-09-14|
    US20020186155A1|2002-12-12|
    US6933778B2|2005-08-23|
    DE60013602D1|2004-10-14|
    WO2001003303A2|2001-01-11|
    US6765518B2|2004-07-20|
    US20040239542A1|2004-12-02|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US4349754A|1980-05-27|1982-09-14|Rca Corporation|Actuation rate limiter|
    US5257026A|1992-04-17|1993-10-26|Crystal Semiconductor, Inc.|Method and apparatus for calibrating a multi-bit delta-sigma modular|
    US5274375A|1992-04-17|1993-12-28|Crystal Semiconductor Corporation|Delta-sigma modulator for an analog-to-digital converter with low thermal noise performance|
    US6587060B1|1999-08-26|2003-07-01|Duane L. Abbey|Multi-bit monotonic quantizer and linearized delta-sigma modulator based analog-to-digital and digital-to analog conversion|
    US6414613B1|2000-01-05|2002-07-02|Motorola, Inc.|Apparatus for noise shaping a pulse width modulation signal and method therefor|US20050131558A1|2002-05-09|2005-06-16|Michael Braithwaite|Audio network distribution system|
    US6998910B2|2004-01-22|2006-02-14|Texas Instruments Incorporated|Amplifier using delta-sigma modulation|
    US20080109095A1|2002-05-09|2008-05-08|Netstreams, Llc|Audio Home Network System|
    US20100303046A1|2009-05-27|2010-12-02|Netstreams, Llc|Wireless video and audio network distribution system|
    US20160083129A1|2013-05-15|2016-03-24|Focke & Co. |Method for handling containers, in particular cardboard boxes, for groups of objects, in particular packages|US5077539A|1990-12-26|1991-12-31|Apogee Technology, Inc.|Switching amplifier|
    DE4212546C1|1992-04-15|1993-03-11|Joachim Dr. Scheerer||
    US5508647A|1992-06-19|1996-04-16|Nec Corporation|Noise shaper for preventing noise in low frequency band|
    US5617090A|1995-05-10|1997-04-01|Harris Corporation|Multi-channel sigma-delta A/D converters with improved throughput|
    FI98020C|1995-06-06|1997-03-25|Nokia Mobile Phones Ltd|Digital signal modulation method and modulator|
    US5617058A|1995-11-13|1997-04-01|Apogee Technology, Inc.|Digital signal processing for linearization of small input signals to a tri-state power switch|
    US5777512A|1996-06-20|1998-07-07|Tripath Technology, Inc.|Method and apparatus for oversampled, noise-shaping, mixed-signal processing|
    US5974089A|1997-07-22|1999-10-26|Tripath Technology, Inc.|Method and apparatus for performance improvement by qualifying pulses in an oversampled noise-shaping signal processor|
    JP3433655B2|1997-10-14|2003-08-04|ヤマハ株式会社|Waveform shaping device and ΣΔ type D / A converter|
    US6215423B1|1998-08-26|2001-04-10|Motorola Inc.|Method and system for asynchronous sample rate conversion using a noise-shaped numerically control oscillator|
    US6097249A|1998-09-02|2000-08-01|Rockford Corporation|Method and device for improved class BD amplification having single-terminal alternating-rail dual-sampling topology|
    US6151613A|1998-10-14|2000-11-21|Lucent Technologies Inc.|Digital filter and method for a MASH delta-sigma modulator|
    JP2002532933A|1998-12-08|2002-10-02|コーニンクレッカフィリップスエレクトロニクスエヌヴィ|Device to amplify signal|
    US6137429A|1999-03-08|2000-10-24|Motorola, Inc.|Circuit and method for attenuating noise in a data converter|
    US6791404B1|1999-07-01|2004-09-14|Broadcom Corporation|Method and apparatus for efficient mixed signal processing in a digital amplifier|
    US6362763B1|2000-09-15|2002-03-26|Texas Instruments Incorporated|Method and apparatus for oscillation recovery in a delta-sigma A/D converter|
    US6798857B2|2000-12-01|2004-09-28|Exar Corporation|Clock recovery circuit|US6791404B1|1999-07-01|2004-09-14|Broadcom Corporation|Method and apparatus for efficient mixed signal processing in a digital amplifier|
    US6975682B2|2001-06-12|2005-12-13|Raytheon Company|Multi-bit delta-sigma analog-to-digital converter with error shaping|
    AT338440T|2001-11-30|2006-09-15|Sonion As|HIGHLY EFFICIENT DRIVER FOR MINIATURE SPEAKERS|
    DE10200004A1|2002-01-02|2003-07-17|Philips Intellectual Property|Electronic circuit and method for operating a high pressure lamp|
    DE10308946B4|2003-02-28|2006-02-16|Infineon Technologies Ag|line driver|
    DK1716723T3|2004-02-08|2009-02-16|Widex As|Output stage for hearing aid and method for operating an output stage|
    JP2006173819A|2004-12-14|2006-06-29|Sharp Corp|Switching amplifier|
    GB2425668B|2005-01-17|2009-02-25|Wolfson Microelectronics Plc|Pulse width modulator quantisation circuit|
    DE102005006858A1|2005-02-15|2006-09-07|Siemens Audiologische Technik Gmbh|Hearing aid with an output amplifier comprising a sigma-delta modulator|
    JP4675138B2|2005-04-14|2011-04-20|シャープ株式会社|Switching amplifier|
    US7576665B2|2007-11-27|2009-08-18|Amx Llc|System and method for receiving analog and digital input|
    US7969242B2|2008-07-24|2011-06-28|Qualcomm Incorporated|Switching power amplifier for quantized signals|
    US20110102395A1|2009-11-04|2011-05-05|Himax Technologies Limited|Method and system of controlling halt and resume of scanning an lcd|
    WO2011110218A1|2010-03-09|2011-09-15|Widex A/S|Two part hearing aid with databus and method of communicating between the parts|
    EP2421157A1|2010-07-29|2012-02-22|SEMIKRON Elektronik GmbH & Co. KG|Method for operating a delta-sigma converter|
    KR101853818B1|2011-07-29|2018-06-15|삼성전자주식회사|Method for processing audio signal and apparatus for processing audio signal thereof|
    CN105264770B|2013-02-28|2017-12-05|歌乐株式会社|Audio devices|
    CN104883189B|2015-06-04|2018-05-25|福州大学|Include the cascade structure Sigma-Delta modulator in path between grade|
    US10797659B2|2018-10-15|2020-10-06|Semiconductor Components Industried, Llc|Audio amplifier having multiple sigma-delta modulators to drive an output load|
    法律状态:
    2003-01-30| AS| Assignment|Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: MERGER AGREEMENT AND PLAN OF REORGANIZATION;ASSIGNOR:PIVOTAL TECHNOLOGIES CORPORATION;REEL/FRAME:013714/0758 Effective date: 20000511 |
    2004-02-09| AS| Assignment|Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OLSON, ERLEND;REEL/FRAME:014963/0878 Effective date: 20030701 |
    2007-02-27| CC| Certificate of correction|
    2009-02-13| FPAY| Fee payment|Year of fee payment: 4 |
    2012-12-27| FPAY| Fee payment|Year of fee payment: 8 |
    2016-02-11| AS| Assignment|Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
    2017-02-01| AS| Assignment|Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
    2017-02-03| AS| Assignment|Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |
    2017-03-31| REMI| Maintenance fee reminder mailed|
    2017-09-18| LAPS| Lapse for failure to pay maintenance fees|Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
    2017-09-18| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2017-10-10| FP| Expired due to failure to pay maintenance fee|Effective date: 20170823 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/346,361|US6791404B1|1999-07-01|1999-07-01|Method and apparatus for efficient mixed signal processing in a digital amplifier|
    US09/768,674|US6933870B2|1999-07-01|2001-01-24|Method and apparatus for efficient mixed signal processing in a digital amplifier|US09/768,674| US6933870B2|1999-07-01|2001-01-24|Method and apparatus for efficient mixed signal processing in a digital amplifier|
    US10/214,239| US6765518B2|1999-07-01|2002-08-07|Method and apparatus for efficient mixed signal processing in a digital amplifier|
    US10/886,325| US6864815B2|1999-07-01|2004-07-07|Method and apparatus for efficient mixed signal processing in a digital amplifier|
    [返回顶部]