• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A preferred embodiment of this invention comprises an oxidizable layer (e.g. tantalum 48), an oxygen gettering layer (e.g. platinum/tantalum mixture 34) overlaying the oxidizable layer, a noble metal layer (e.g. platinum 36) overlaying the oxygen gettering layer, and a high-dielectric-constant material layer (e.g. barium strontium titanate 38) overlaying the noble metal layer. The novel structures presented provide electrical connection to high-dielectric-constant materials without the disadvantages of current structures. The oxygen gettering layer controls oxygen diffusion, minimizing the formation of a resistive layer either in the lower electrode or at the lower electrode/substrate interface. The oxygen gettering layer acts as a gettering site for oxygen, where the oxygen oxidizes the reactive metal portion of the layer, leaving the noble metal portion of the layer intact. While the oxides/suboxides (e.g. tantalum pentoxide 40) that are formed are resistive, they are dispersed within the noble metal matrix, leaving a conductive path from the top of the layer to the bottom. This invention provides a stable and electrically conductive electrode for high-dielectric-constant materials while using standard integrated circuit materials to facilitate and economize the manufacturing process.
    公开号:US20010004790A1
    申请号:US09/778,641
    申请日:2001-02-07
    公开日:2001-06-28
    发明作者:Bruce Gnade；Scott Summerfelt
    申请人:Gnade Bruce E.；Summerfelt Scott R.；
    IPC主号:H01L28-75
    专利说明:
    [0001] This invention generally relates to improving electrical connections to materials with high-dielectric-constants, such as in the construction of capacitors. [0001] BACKGROUND OF THE INVENTION
    [0002] Without limiting the scope of the invention, its background is described in connection with current methods of forming electrical connections to high-dielectric-constant materials, as an example. [0002]
    [0003] The increasing density of integrated circuits (e.g. DRAMs) is increasing the need for materials with high-dielectric-constants to be used in electrical devices such as capacitors. The current method generally utilized to achieve higher capacitance per unit area is to increase the surface area/unit area by increasing the topography, such as in trench and stack capacitors using SiO[0003] 2 or SiO2/Si3N4 as the dielectric. This approach becomes very difficult in terms of manufacturability for devices such as the 256 Mbit and 1 Gbit DRAMs.
    [0004] An alternative approach is to use a high permittivity dielectric material. To be useful in electronic devices, however, reliable electrical connections should generally be constructed which do not diminish the beneficial properties of these high-dielectric-constant materials. [0004]
    [0005] Heretofore, in this field, single and multiple metal layers are generally used to form electrical contacts to high-dielectric-constant materials. For example, to provide an electrical connection to a high-dielectric-constant material which makes up a capacitor on the surface of a semiconductor substrate, the following techniques are among those now employed: (a) dielectric/platinum/substrate, (b) dielectric/platinum/tantalum/substrate, and (c) dielectric/platinum/titanium/substrate. The layering sequence in these examples is from the top down to the substrate (e.g. silicon). A similar metallization scheme may be used for the top of the dielectric film to complete the capacitor structure. [0005] SUMMARY OF THE INVENTION
    [0006] As used herein the term high-dielectric-constant (hereafter abbreviated HDC) means a dielectric constant greater than about 20. HDC materials are useful for the fabrication of many electrical devices, such as capacitors. However, HDC materials are generally not chemically stable when deposited directly on a semiconductor substrate, so one or more additional layers are required to provide the electrical connection between the HDC material-and the substrate. The additional layer or layers should generally be chemically stable when in contact with the substrate and also when in contact with the high-dielectric-constant material. [0006]
    [0007] Current methods provide for using platinum as the noble layer to contact the high-dielectric-constant material, along with tantalum or titanium as the sticking layer to contact the substrate. However, HDC materials (e.g. ferroelectrics) are generally deposited at elevated temperatures (greater than about 500° C.) in an O[0007] 2 atmosphere. It has been discovered that, in this environment, oxygen diffuses through the platinum and forms a resistive layer of Ta2O5 or TiO2 when it comes in contact with the Ta or Ti, causing high contact resistance. Further, the substrate (e.g. silicon) itself can become oxidized during the deposition of the HDC material. As used herein, the term oxidizable layer refers to the underlying sticking layer, or substrate, which becomes more insulating when oxidized.
    [0008] The disclosed structures generally provide electrical connection to HDC materials without the disadvantages of the current structures. One embodiment of this invention comprises an oxidizable layer, an oxygen gettering layer overlaying the oxidizable layer, a noble metal layer overlaying the oxygen gettering layer, and a high-dielectric-constant material layer overlaying the noble metal layer. A method of forming an embodiment of this invention comprises the steps of forming a oxygen gettering layer on an oxidizable layer, forming a noble metal layer on the oxygen gettering layer, and forming a high-dielectric-constant material layer on the noble metal layer. Examples of processes for depositing the lower electrode materials are sputtering, evaporation, and chemical vapor deposition. Examples of processes for depositing the high-dielectric-constant material are ion-beam sputtering, chemical vapor deposition, and pulsed laser deposition. [0008]
    [0009] These are apparently the first structures wherein an electrical connection to high-dielectric-constant materials comprises an oxygen gettering layer. The oxygen gettering layer controls oxygen diffusion, minimizing the formation of a resistive layer either in the oxidizable layer or at the oxidizable layer/oxygen gettering layer interface. The oxygen gettering layer acts as a gettering site for oxygen, wherein the oxygen oxidizes the reactive metal portion of the layer, leaving the noble metal portion of the layer intact. While the oxides or suboxides that are formed are resistive, they are dispersed within the noble metal matrix, leaving a conductive path from the top of the layer to the bottom. The oxygen gettering layer should generally contain enough reactive metal to successfully combine with most or all of the diffused oxygen, but not so much that there is not a conductive path remaining via the noble metal component of the layer. Generally, the required thickness and composition of the oxygen gettering layer depend on the specific deposition parameters (temperature, O[0009] 2 pressure, etc.) of the high-dielectric-constant material. If enough oxygen reaches the oxidizable layer (e.g. the sticking layer or the substrate), a resistive layer will be formed, significantly increasing the contact resistance. The noble metal layer between the high-dielectric-constant material layer and the oxygen gettering layer is desirable, as it both minimizes undesirable reduction of the high-dielectric-constant material layer and lowers the amount of oxygen which enters the oxygen gettering layer. This invention generally provides a stable electrode for HDC materials while using standard integrated circuit materials to facilitate and economize the manufacturing process. BRIEF DESCRIPTION OF THE DRAWINGS
    [0010] The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein: [0010]
    [0011] FIGS. [0011] 1-5 are cross-sectional views of a method for constructing a metal/high-dielectric-constant material/metal capacitor on a semiconductor substrate;
    [0012] FIGS. [0012] 6-9 are cross-sectional views of metal/high-dielectric-constant material/metal capacitors formed on the surface of a semiconductor substrate;
    [0013] FIG. 10 is a cross-sectional view of an intermediate structure, a lower electrode formed on the surface of a semiconductor substrate, before the deposition of a high-dielectric-constant material layer; [0013]
    [0014] FIG. 11 is a cross-sectional view of an oxygen gettering layer providing electrical connection between a high-dielectric-constant material layer and an oxidizable layer; [0014]
    [0015] FIG. 12 is a cross-sectional view of a metal/high-dielectric-constant material/metal capacitor formed on the surface of a semiconductor substrate; and [0015]
    [0016] FIG. 13 is a cross-sectional view of a lower electrode providing electrical connection between a high-dielectric-constant material and a semiconductor substrate. [0016] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0017] With reference to FIGS. [0017] 1-5, there is shown a method of forming a preferred embodiment of this invention, a capacitor comprising a high-dielectric-constant material and an oxygen gettering layer. FIG. 1 illustrates a tantalum sticking layer 32 deposited on the surface of a semiconductor body 30. FIG. 2 illustrates a platinum/tantalum mixture layer 34 deposited on the tantalum sticking layer 32. The ratio of platinum to tantalum in the platinum/tantalum mixture layer 34 is, in this example, between 3:1 and 1:1.5. A method of forming this oxygen gettering layer 34 involves depositing the platinum and tantalum in the same process chamber using two sputter guns, so that the desired percentages of each metal are deposited, forming a mixture of the two metals. Other processes such as evaporation or chemical vapor deposition could also be used to deposit the two metals. FIG. 3 illustrates a platinum noble layer 36 deposited on the oxygen gettering layer 34. The three layers 32, 34, and 36 constitute the lower electrode of the capacitor. FIG. 4 illustrates a barium strontium titanate layer 38 deposited on the platinum layer 36, and also the tantalum oxide particles 40 that are formed in the oxygen gettering layer 34 as a consequence of the barium strontium titanate layer 38 being deposited in a high temperature oxygen atmosphere. The lower electrode, comprising layers 32, 34, and 36, remains electrically conductive after the barium strontium titanate deposition since the oxide particles 40 are spread throughout the oxygen gettering layer 34. The barium strontium titanate layer 38 constitutes the dielectric of the capacitor. FIG. 5 illustrates a titanium nitride layer 42 deposited on the barium strontium titanate layer 38, forming the upper electrode of the capacitor. Although FIG. 5 illustrates a planar geometry for all of the elements of the capacitor, this invention applies equally well to the construction of capacitor structures of more complicated geometries, including capacitors built into depressions in the semiconductor surface.
    [0018] In an alternate embodiment, with reference to FIG. 6, such a capacitor structure may be formed without the tantalum layer [0018] 32 of FIG. 5, and thus the oxygen gettering layer is preventing the oxidation of the top of the substrate. In another alternate embodiment, with reference to FIG. 7, such a capacitor structure may be formed without the platinum layer 36 of FIG. 5. In another alternate embodiment, with reference to FIG. 8, such a capacitor structure may be formed without either the tantalum layer 32 or the platinum layer 36 of FIG. 5.
    [0019] In another alternate embodiment, with reference to FIG. 9, such a capacitor structure may be formed with a lower electrode comprising a graded layer [0019] 44 in which the amounts of each metal vary with respect to depth in the layer. The graded layer 44 is formed such that primarily tantalum is deposited near the semiconductor substrate, and then as the layer continues to be formed, the amount of platinum deposited is increased while the amount of tantalum deposited is decreased. Near the top of the layer, primarily platinum is deposited.
    [0020] In another alternate embodiment, with reference to FIG. 10, such a capacitor may be formed with a lower electrode comprising a stratified region [0020] 46 between the tantalum layer 32 and the platinum layer 36. This stratified region 46 comprises relatively thin alternating layers of platinum and tantalum, which will intermix when heated, dispersing the tantalum into the platinum. The number and thickness of the layers in the stratified region 46 can be varied, depending on the amounts of tantalum and platinum required. FIG. 10 depicts the lower electrode before application of the HDC material.
    [0021] In another alternate embodiment, with reference to FIG. 11, the oxygen gettering layer [0021] 34 may be formed on an oxidizable layer 48. A platinum noble layer 36 is formed on the oxygen gettering layer 34, and a barium strontium titanate layer 38 is formed on the platinum layer 36, which causes the oxide particles 40 to form.
    [0022] In another alternate embodiment, with reference to FIG. 12, the tantalum sticking layer [0022] 32 may be formed on a titanium nitride barrier layer 52, which is itself formed on a titanium silicide contact layer 50. The titanium nitride layer 52 and titanium silicide layer 50 are formed by depositing a thin layer of titanium on the silicon substrate 30, and then annealing in an NH3 atmosphere. The titanium silicide layer 50 forms a low resistance contact to the underlying silicon substrate 30, while the titanium nitride layer 52 prevents the formation of insulating tantalum silicide between the silicon substrate 30 and the tantalum sticking layer 32.
    [0023] In yet another alternate embodiment, with reference to FIG. 13, a tantalum plug [0023] 56 is formed through a silicon dioxide insulating layer 54, connecting the platinum/tantalum mixture layer 34 to the underlying silicon substrate 30.
    [0024] The sole Table, below, provides an overview of some embodiments and the drawings. [0024] TABLE Drawing Generic Preferred or Other Alternate Element Term Specific Examples Examples 30 Semiconductor Silicon Other single component Substrate semiconductors (e.g. germanium) Compound semiconductors (e.g. GaAs, Si/Ge, Si/C) May be the oxidizable layer (e.g. if no sticking layer is used) 32 Sticking layer Tantalum Other reactive metals (when used, is (e.g. tungsten, titanium, generally the molybdenum) oxidizable Reactive metal layer) compounds (e.g. nitrides: titanium nitride, zirconium nitride; silicides: titanium silicide, tantalum silicide, tungsten silicide, molybdenum silicide; carbides: tantalum carbide; borides: titanium boride) Conductive carbides and borides (e.g. boron carbide) 34 Oxygen Platinum/tantalum Noble metal/reactive gettering mixture wherein the metal mixtures wherein layer ratio of platinum to the ratio of noble metal tantalum is between to reactive metal is 3:1 and 1:1.5 between 99:1 and 1:3 (e.g. other platinum/tantalum mixtures, platinum/tungsten mixtures, platinum/titanium mixtures) Noble metal/reactive metal compound mixtures wherein the ratio of noble metal to reactive metal compound is between 99:1 and 1:3 (e.g. platinum/titanium nitride mixtures) Other combinations of above mentioned materials (e.g. platinum/tantalum/tung sten mixture) Other combinations of materials selected from Drawing Element 32 above and Drawing Element 36 below (e.g. palladium/molybdenum mixtures) 36 Noble layer Platinum Other noble metals (e.g. palladium, rhodium, gold, iridium, silver) 38 High- Barium strontium Other transition metal dielectric- titanate titanates, tantalates, constant niobates, and zirconates material (e.g. barium titanate, strontium titanate, lead zirconate titanate, lead zinc niobate) Other high dielectric constant oxides (e.g. tantalum pentoxide) 40 Oxide Tantalum pentoxide Other oxides/suboxides particles of reactive metals and reactive metal compounds (e.g. other tantalum oxides, tungsten oxides, titanium oxides) 42 Upper Titanium nitride Other metal nitrides electrode Ruthenium dioxide YBa2Cu3O7-x Noble metals (e.g. platinum, palladium, rhodium, gold, iridium, silver) Other common semiconductor electrodes (e.g. silicides, aluminum) 44 Graded layer Platinum/tantalum Other noble mixture wherein the metal/reactive metal mixture is 100% mixtures wherein the tantalum near the mixture is 100% substrate and reactive metal near the transitions to 100% substrate and platinum near the transitions to 100% HDC material noble metal near the HDC material (e.g. platinum/tungsten mixture, platinum/titanium mixture) Noble metal/reactive metal compound mixtures wherein the mixture is 100% reactive metal compound near the substrate and transitions to 100% noble metal near the HDG material (e.g. platinum/titanium nitride mixture) Other combinations of above mentioned materials (e.g. platinum/tantalum/tung sten mixture) Other combinations of materials selected from Drawing Element 32 above and Drawing Element 36 above (e.g. palladium/molybdenum mixtures) 46 Stratified Alternating layers of Alternating layers of region platinum and tantalum other noble and reactive wherein the thickness metals wherein the ratio of the platinum thickness ratio of the layers to the tantalum noble metal layers to layers is between the reactive metal 3:1 and 1:1.5 layers is between 99:1 and 1:3 (e.g. platinum/tantalum, platinum/tungsten, platinum/titanium) Alternating layers of noble metal and reactive metal compound wherein the thickness ratio of the noble metal layers to the reactive metal compound layers is between 99:1 and 1:3 (e.g. platinum/titanium nitride) Other combinations of above mentioned materials (e.g. platinum/tantalum/tung sten) Other combinations of materials selected from Drawing Element 32 above and Drawing Element 36 above (e.g. palladium/molybdenum) 48 Oxidizable Tantalum Other reactive metals layer (e.g. tungsten, titanium, molybdenum) Reactive metal compounds (e.g. nitrides: titanium nitride, zirconium nitride; silicides: titanium silicide, tantalum silicide, tungsten silicide, molybdenum silicide; carbides: tantalum carbide; borides: titanium boride) Conductive carbides and borides (e.g. boron carbide) Single component semiconductors (e.g. single crystalline and polycrystalline silicon, germanium) Compound semiconductors (e.g. GaAs, Si/Ge, Si/C) 50 Contact layer Titanium silicide Other conductive silicides 52 Barrier layer Titanium nitride Other conductive nitrides Other high-temperature conductive diffusion barriers 54 Insulator Silicon dioxide Other insulators (e.g. silicon nitride) 56 Conductive Tantalum Other reactive metals Plug (e.g. tungsten, titanium, molybdenum) Reactive metal compounds (e.g. nitrides: titanium nitride, zirconium nitride; silicides: titanium silicide, tantalum silicide, tungsten silicide, molybdenum silicide; carbides: tantalum carbide; borides: titanium boride) Conductive carbides and borides (e.g. boron carbide) Single component semiconductors (e.g. single crystalline and polycrystalline silicon, germanium) Compound semiconductors (e.g. GaAs, Si/Ge, Si/C)
    [0025] A few preferred embodiments have been described in detail hereinabove. It is to be understood that the scope of the invention also comprehends embodiments different from those described, yet within the scope of the claims. With reference to the structures described, electrical connections to such structures can be ohmic, rectifying, capacitive, direct or indirect, via intervening circuits or otherwise. Implementation is contemplated in discrete components or fully integrated circuits in silicon, germanium, gallium arsenide, or other electronic materials families. In general the preferred or specific examples are preferred over the other alternate examples. Unless otherwise stated, all composition ratios or percentages are in relation to composition by weight. In some intermediate structures, and in the final product, the oxygen gettering layer will generally be at least partially oxidized. [0025]
    [0026] While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments. [0026]
    权利要求:
    Claims (19)
    [1" id="US-20010004790-A1-CLM-00001] 1. A method of forming a microelectronic structure, said method comprising:
    (a) forming an oxidizable layer;
    (b) forming an oxygen gettering layer on said oxidizable layer;
    (c) forming a noble metal layer on said oxygen gettering layer; and
    (d) forming a layer of a high-dielectric-constant material on said noble metal layer, whereby said oxygen gettering layer getters diffusing oxygen, thus minimizing the formation of a oxidized resistive layer either in or on said oxidizable layer.
    [2" id="US-20010004790-A1-CLM-00002] 2. The method according to
    claim 1 , wherein said oxygen gettering layer is part of a final structure and is at least partially oxidized.
    [3" id="US-20010004790-A1-CLM-00003] 3. The method according to
    claim 1 , wherein said oxygen gettering layer is part of an intermediate structure and is not substantially oxidized.
    [4" id="US-20010004790-A1-CLM-00004] 4. The method according to
    claim 1 , said method further comprising forming a electrically conductive layer on said high-dielectric-constant material layer.
    [5" id="US-20010004790-A1-CLM-00005] 5. The method according to
    claim 4 , wherein said electrically conductive layer is selected from the group consisting of: titanium nitride, ruthenium dioxide, YBa2Cu3O7−x, platinum, palladium, rhodium, gold, iridium, silver, and combinations thereof.
    [6" id="US-20010004790-A1-CLM-00006] 6. The method according to
    claim 1 , wherein said oxygen gettering layer comprises a mixture of at least one noble metal and at least one reactive component, wherein the ratio of said noble metal to said reactive component is between 99:1 and 1:3.
    [7" id="US-20010004790-A1-CLM-00007] 7. The method according to
    claim 6 , wherein said noble metal is selected from the group consisting of: platinum, palladium, rhodium, gold, iridium, silver, and combinations thereof.
    [8" id="US-20010004790-A1-CLM-00008] 8. The method according to
    claim 6 , wherein said reactive component is selected from the group consisting of: tantalum, tungsten, titanium, molybdenum, titanium nitride, zirconium nitride, titanium silicide, tantalum silicide, tungsten silicide, molybdenum silicide, tantalum carbide, titanium boride, boron carbide, silicon, germanium, carbon, GaAs, and combinations thereof.
    [9" id="US-20010004790-A1-CLM-00009] 9. The method according to
    claim 1 , wherein said oxygen gettering layer comprises a graded mixture of at least one noble metal and at least one reactive component, wherein said reactive component constitutes greater than 99% of said oxygen gettering layer near said oxidizable layer, and said reactive component transitions to constitute less than 1% of said oxygen gettering layer near said noble metal layer.
    [10" id="US-20010004790-A1-CLM-00010] 10. The method according to
    claim 1 , wherein said oxidizable layer is selected from the group consisting of: tantalum, tungsten, titanium, molybdenum, titanium nitride, zirconium nitride, titanium silicide, tantalum silicide, tungsten silicide, molybdenum silicide, tantalum carbide, titanium boride, boron carbide, silicon, germanium, carbon, GaAs, and combinations thereof.
    [11" id="US-20010004790-A1-CLM-00011] 11. The method according to
    claim 1 , wherein said noble metal layer is selected from the group consisting of: platinum, palladium, rhodium, gold, iridium, silver, and combinations thereof.
    [12" id="US-20010004790-A1-CLM-00012] 12. The method according to
    claim 1 , wherein said high-dielectric-constant material is selected from the group consisting of: barium strontium titanate, barium titanate, strontium titanate, lead zirconium titanate, lead zinc niobate, tantalum pentoxide, and combinations thereof.
    [13" id="US-20010004790-A1-CLM-00013] 13. A method of forming a microelectronic capacitor comprising:
    forming a first tantalum layer;
    forming a layer of a platinum/tantalum mixture, wherein the ratio of said platinum to said tantalum is between 99:1 and 1:3, overlaying said first tantalum layer;
    forming a layer of platinum overlaying said platinum/tantalum mixture layer;
    forming a layer of high-dielectric-constant material overlaying said platinum layer; and
    forming an electrically conductive layer overlaying said high-dielectric-constant material layer.
    [14" id="US-20010004790-A1-CLM-00014] 14. A microelectronic structure comprising:
    an oxidizable layer;
    an oxygen gettering layer overlaying said oxidizable layer;
    a noble metal layer overlaying said oxygen gettering layer; and
    a layer of a high-dielectric-constant material overlaying said noble metal layer, whereby said oxygen gettering layer getters diffusing oxygen, thus minimizing the formation of a oxidized resistive layer either in or on said oxidizable layer.
    [15" id="US-20010004790-A1-CLM-00015] 15. The structure of
    claim 14 , wherein said oxygen gettering layer is part of a final structure and is at least partially oxidized.
    [16" id="US-20010004790-A1-CLM-00016] 16. The structure of
    claim 14 , wherein said oxygen gettering layer is part of an intermediate structure and is not substantially oxidized.
    [17" id="US-20010004790-A1-CLM-00017] 17. The structure of
    claim 14 , wherein said structure further comprises an electrically conductive layer overlaying said high-dielectric-constant material layer.
    [18" id="US-20010004790-A1-CLM-00018] 18. The structure of
    claim 14 , wherein said oxygen gettering layer comprises a mixture of at least one noble metal and at least one reactive component wherein the ratio of said noble metal to said reactive component is between 99:1 and 1:3.
    [19" id="US-20010004790-A1-CLM-00019] 19. The structure of
    claim 14 , wherein said oxygen gettering layer comprises a graded mixture of at least one noble metal and at least one reactive component, wherein said reactive component constitutes greater than 99% of said oxygen gettering layer near said oxidizable layer, and said reactive component transitions to constitute less than 1% of said oxygen gettering layer near said noble metal layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6215650B1|2001-04-10|Electrical connections to dielectric materials
    EP0697720B1|2003-01-15|A conductive amorphous-nitride barrier layer for high dielectric-constant material electrodes
    EP0698918B1|2003-01-29|A conductive noble-metal-insulator-alloy barrier layer for high-dielectric-constant material electrodes
    US5679980A|1997-10-21|Conductive exotic-nitride barrier layer for high-dielectric-constant material electrodes
    US6593638B1|2003-07-15|Lightly donor doped electrodes for high-dielectric-constant materials
    US5656852A|1997-08-12|High-dielectric-constant material electrodes comprising sidewall spacers
    US6362068B1|2002-03-26|Electrode interface for high-dielectric-constant materials
    US6180447B1|2001-01-30|Methods for fabricating integrated circuit capacitors including barrier layers having grain boundary filling material
    US5581436A|1996-12-03|High-dielectric-constant material electrodes comprising thin platinum layers
    US5612574A|1997-03-18|Semiconductor structures using high-dielectric-constant materials and an adhesion layer
    US5554564A|1996-09-10|Pre-oxidizing high-dielectric-constant material electrodes
    US5589284A|1996-12-31|Electrodes comprising conductive perovskite-seed layers for perovskite dielectrics
    US6184550B1|2001-02-06|Ternary nitride-carbide barrier layers
    EP0567062A1|1993-10-27|Electrical connections to dielectric materials
    US6117689A|2000-09-12|Stable high-dielectric-constant material electrode and method
    KR100235949B1|1999-12-15|Manufacturing method of capacitor of semiconductor device
    KR980012492A|1998-04-30|Capacitor having ferroelectric film and method of manufacturing the same
    KR0161451B1|1998-12-01|Semiconductor memory device and its fabrication
    同族专利:
    公开号 | 公开日
    US6215650B1|2001-04-10|
    JPH077137A|1995-01-10|
    EP0609081B1|2002-04-17|
    DE69430405D1|2002-05-23|
    US6275370B2|2001-08-14|
    US5348894A|1994-09-20|
    EP0609081A2|1994-08-03|
    EP0609081A3|1995-03-08|
    DE69430405T2|2002-10-31|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    WO2002054457A3|2000-12-28|2003-04-03|Infineon Technologies Corp|Multi-layer pt electrode for dram and fram with high k dielectric materials|
    US20050032335A1|2001-08-30|2005-02-10|Micron Technology, Inc.|Method to chemically remove metal impurities from polycide gate sidewalls|
    US20070163997A1|2005-06-28|2007-07-19|Micron Technology, Inc.|Poly etch without separate oxide decap|
    CN103545355A|2012-07-12|2014-01-29|中芯国际集成电路制造有限公司|Semiconductor device and manufacturing method thereof|US4471405A|1981-12-28|1984-09-11|International Business Machines Corporation|Thin film capacitor with a dual bottom electrode structure|
    US5194395A|1988-07-28|1993-03-16|Fujitsu Limited|Method of producing a substrate having semiconductor-on-insulator structure with gettering sites|
    US5005102A|1989-06-20|1991-04-02|Ramtron Corporation|Multilayer electrodes for integrated circuit capacitors|
    DE69017802T2|1989-08-30|1995-09-07|Nec Corp|Thin film capacitor and its manufacturing process.|
    NL9000602A|1990-03-16|1991-10-16|Philips Nv|METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE WITH MEMORY ELEMENTS FORMING CAPACITORS WITH A FERROELECTRIC DIELECTRIC.|
    JP2601022B2|1990-11-30|1997-04-16|日本電気株式会社|Method for manufacturing semiconductor device|
    JPH0746669B2|1991-05-16|1995-05-17|日本電気株式会社|Thin film capacitor|
    JPH04359518A|1991-06-06|1992-12-11|Nec Corp|Manufacture of semiconductor device|
    JPH0746670B2|1991-06-07|1995-05-17|日本電気株式会社|Thin film capacitor|
    US5164808A|1991-08-09|1992-11-17|Radiant Technologies|Platinum electrode structure for use in conjunction with ferroelectric materials|
    US5187638A|1992-07-27|1993-02-16|Micron Technology, Inc.|Barrier layers for ferroelectric and pzt dielectric on silicon|
    JP4360506B2|1999-10-15|2009-11-11|東洋電機製造株式会社|Inverter device|
    JP4338619B2|2004-10-29|2009-10-07|花王株式会社|Absorbent articles|JP3159561B2|1993-03-29|2001-04-23|ローム株式会社|Electrodes for crystalline thin films|
    EP0618597B1|1993-03-31|1997-07-16|Texas Instruments Incorporated|Lightly donor doped electrodes for high-dielectric-constant materials|
    JP3981142B2|1994-01-13|2007-09-26|ローム株式会社|Ferroelectric capacitor and manufacturing method thereof|
    JP3954390B2|1994-01-13|2007-08-08|ローム株式会社|Dielectric capacitor|
    JP3954339B2|1994-01-13|2007-08-08|ローム株式会社|Dielectric capacitor|
    JP3954635B2|1994-01-13|2007-08-08|ローム株式会社|Method for manufacturing dielectric capacitor|
    DE4421007A1|1994-06-18|1995-12-21|Philips Patentverwaltung|Electronic component and method for its production|
    US5622893A|1994-08-01|1997-04-22|Texas Instruments Incorporated|Method of forming conductive noble-metal-insulator-alloy barrier layer for high-dielectric-constant material electrodes|
    US5504041A|1994-08-01|1996-04-02|Texas Instruments Incorporated|Conductive exotic-nitride barrier layer for high-dielectric-constant materials|
    US5585300A|1994-08-01|1996-12-17|Texas Instruments Incorporated|Method of making conductive amorphous-nitride barrier layer for high-dielectric-constant material electrodes|
    US5834374A|1994-09-30|1998-11-10|International Business Machines Corporation|Method for controlling tensile and compressive stresses and mechanical problems in thin films on substrates|
    KR0174594B1|1994-11-26|1999-04-01|이재복|A method of forming a platinum thin film on a silicon wafer, a silicon substrate manufactured by the method and a semiconductor device using the substrate|
    US6204111B1|1994-12-28|2001-03-20|Matsushita Electronics Corporation|Fabrication method of capacitor for integrated circuit|
    CN1075243C|1994-12-28|2001-11-21|松下电器产业株式会社|Capacity element of integrated circuit and manufacturing method thereof|
    US5563449A|1995-01-19|1996-10-08|Cornell Research Foundation, Inc.|Interconnect structures using group VIII metals|
    KR100214267B1|1995-04-07|1999-08-02|김영환|Semiconductor device fabrication method|
    JP2751864B2|1995-04-14|1998-05-18|日本電気株式会社|Oxygen diffusion barrier electrode and its manufacturing method|
    US5708302A|1995-04-26|1998-01-13|Symetrix Corporation|Bottom electrode structure for dielectric capacitors|
    US5663088A|1995-05-19|1997-09-02|Micron Technology, Inc.|Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layer|
    US5745990A|1995-06-06|1998-05-05|Vlsi Technology, Inc.|Titanium boride and titanium silicide contact barrier formation for integrated circuits|
    US5702970A|1995-06-26|1997-12-30|Hyundai Electronics Industries Co., Ltd.|Method for fabricating a capacitor of a semiconductor device|
    JP3929513B2|1995-07-07|2007-06-13|ローム株式会社|Dielectric capacitor and manufacturing method thereof|
    JP2795313B2|1996-05-08|1998-09-10|日本電気株式会社|Capacitive element and method of manufacturing the same|
    US6498097B1|1997-05-06|2002-12-24|Tong Yang Cement Corporation|Apparatus and method of forming preferred orientation-controlled platinum film using oxygen|
    US6025205A|1997-01-07|2000-02-15|Tong Yang Cement Corporation|Apparatus and methods of forming preferred orientation-controlled platinum films using nitrogen|
    US6054331A|1997-01-15|2000-04-25|Tong Yang Cement Corporation|Apparatus and methods of depositing a platinum film with anti-oxidizing function over a substrate|
    US6188120B1|1997-02-24|2001-02-13|International Business Machines Corporation|Method and materials for through-mask electroplating and selective base removal|
    US5910880A|1997-08-20|1999-06-08|Micron Technology, Inc.|Semiconductor circuit components and capacitors|
    US5989984A|1997-10-07|1999-11-23|Lucent Technologies, Inc.|Method of using getter layer to improve metal to metal contact resistance at low radio frequency power|
    JP3974697B2|1997-11-28|2007-09-12|ローム株式会社|Capacitor and its manufacturing method|
    US6162744A|1998-02-28|2000-12-19|Micron Technology, Inc.|Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers|
    US6191443B1|1998-02-28|2001-02-20|Micron Technology, Inc.|Capacitors, methods of forming capacitors, and DRAM memory cells|
    US6111285A|1998-03-17|2000-08-29|Micron Technology, Inc.|Boride electrodes and barriers for cell dielectrics|
    US6156638A|1998-04-10|2000-12-05|Micron Technology, Inc.|Integrated circuitry and method of restricting diffusion from one material to another|
    US6730559B2|1998-04-10|2004-05-04|Micron Technology, Inc.|Capacitors and methods of forming capacitors|
    US6165834A|1998-05-07|2000-12-26|Micron Technology, Inc.|Method of forming capacitors, method of processing dielectric layers, method of forming a DRAM cell|
    US6255186B1|1998-05-21|2001-07-03|Micron Technology, Inc.|Methods of forming integrated circuitry and capacitors having a capacitor electrode having a base and a pair of walls projecting upwardly therefrom|
    DE19828969A1|1998-06-29|1999-12-30|Siemens Ag|Manufacturing integrated semiconductor components|
    KR100403435B1|1998-10-14|2003-10-30|가부시끼가이샤 히다치 세이사꾸쇼|Semiconductor device and method for manufacturing the same|
    US6038163A|1998-11-09|2000-03-14|Lucent Technologies Inc.|Capacitor loaded memory cell|
    DE19858357A1|1998-12-17|2000-06-29|Siemens Ag|Microelectronic structure and process for its production|
    US20010013616A1|1999-01-13|2001-08-16|Sailesh Mansinh Merchant|Integrated circuit device with composite oxide dielectric|
    US6235594B1|1999-01-13|2001-05-22|Agere Systems Guardian Corp.|Methods of fabricating an integrated circuit device with composite oxide dielectric|
    DE19901210A1|1999-01-14|2000-07-27|Siemens Ag|Semiconductor component and method for its production|
    JP3211809B2|1999-04-23|2001-09-25|ソニー株式会社|Semiconductor storage device and method of manufacturing the same|
    US6190963B1|1999-05-21|2001-02-20|Sharp Laboratories Of America, Inc.|Composite iridium-metal-oxygen barrier structure with refractory metal companion barrier and method for same|
    US6197651B1|1999-08-30|2001-03-06|Taiwan Semiconductor Manufacturing Company|Structure and method for forming a capacitor dielectric using yttrium barium copper oxide|
    US6943392B2|1999-08-30|2005-09-13|Micron Technology, Inc.|Capacitors having a capacitor dielectric layer comprising a metal oxide having multiple different metals bonded with oxygen|
    US6444478B1|1999-08-31|2002-09-03|Micron Technology, Inc.|Dielectric films and methods of forming same|
    DE19959711A1|1999-12-10|2001-06-21|Infineon Technologies Ag|Process for producing a structured metal layer|
    US7005695B1|2000-02-23|2006-02-28|Micron Technology, Inc.|Integrated circuitry including a capacitor with an amorphous and a crystalline high K capacitor dielectric region|
    US6479857B1|2000-03-02|2002-11-12|Lsi Logic Corporation|Capacitor having a tantalum lower electrode and method of forming the same|
    US6750502B1|2000-03-21|2004-06-15|Micron Technology, Inc.|Technique to quench electrical defects in aluminum oxide film|
    US6558517B2|2000-05-26|2003-05-06|Micron Technology, Inc.|Physical vapor deposition methods|
    US6352921B1|2000-07-19|2002-03-05|Chartered Semiconductor Manufacturing Ltd.|Use of boron carbide as an etch-stop and barrier layer for copper dual damascene metallization|
    US6544801B1|2000-08-21|2003-04-08|Motorola, Inc.|Method of fabricating thermally stable MTJ cell and apparatus|
    US6451646B1|2000-08-30|2002-09-17|Micron Technology, Inc.|High-k dielectric materials and processes for manufacturing them|
    US7378719B2|2000-12-20|2008-05-27|Micron Technology, Inc.|Low leakage MIM capacitor|
    US6566147B2|2001-02-02|2003-05-20|Micron Technology, Inc.|Method for controlling deposition of dielectric films|
    US6838122B2|2001-07-13|2005-01-04|Micron Technology, Inc.|Chemical vapor deposition methods of forming barium strontium titanate comprising dielectric layers|
    US20030017266A1|2001-07-13|2003-01-23|Cem Basceri|Chemical vapor deposition methods of forming barium strontium titanate comprising dielectric layers, including such layers having a varied concentration of barium and strontium within the layer|
    US7011978B2|2001-08-17|2006-03-14|Micron Technology, Inc.|Methods of forming capacitor constructions comprising perovskite-type dielectric materials with different amount of crystallinity regions|
    US6545906B1|2001-10-16|2003-04-08|Motorola, Inc.|Method of writing to scalable magnetoresistance random access memory element|
    JP2003298134A|2002-01-31|2003-10-17|Toyota Motor Corp|Laminated piezoelectric actuator|
    US6936301B2|2002-05-06|2005-08-30|North Carolina State University|Methods of controlling oxygen partial pressure during annealing of a perovskite dielectric layer|
    US7095646B2|2002-07-17|2006-08-22|Freescale Semiconductor, Inc.|Multi-state magnetoresistance random access cell with improved memory storage density|
    US7084813B2|2002-12-17|2006-08-01|Ethertronics, Inc.|Antennas with reduced space and improved performance|
    US6898070B2|2002-12-19|2005-05-24|Avx Corporation|Transmission line capacitor|
    US6956763B2|2003-06-27|2005-10-18|Freescale Semiconductor, Inc.|MRAM element and methods for writing the MRAM element|
    US6967366B2|2003-08-25|2005-11-22|Freescale Semiconductor, Inc.|Magnetoresistive random access memory with reduced switching field variation|
    US7256980B2|2003-12-30|2007-08-14|Du Pont|Thin film capacitors on ceramic|
    US7129098B2|2004-11-24|2006-10-31|Freescale Semiconductor, Inc.|Reduced power magnetoresistive random access memory elements|
    US20060169969A1|2005-02-02|2006-08-03|Nanodynamics 88|Bandgap cascade cold cathode|
    US20090152651A1|2007-12-18|2009-06-18|International Business Machines Corporation|Gate stack structure with oxygen gettering layer|
    US8679962B2|2008-08-21|2014-03-25|Taiwan Semiconductor Manufacturing Company, Ltd.|Integrated circuit metal gate structure and method of fabrication|
    US7989321B2|2008-08-21|2011-08-02|Taiwan Semiconductor Manufacturing Company, Ltd.|Semiconductor device gate structure including a gettering layer|
    WO2014020478A2|2012-08-03|2014-02-06|Ecole Polytechnique Federale De Lausanne |Resistive switching element and use thereof|
    EP3581904B1|2018-06-15|2021-06-02|Melexis Technologies NV|Platinum metallisation|
    US11140212B2|2019-01-24|2021-10-05|KLDiscovery Ontrack, LLC|Monitoring and reporting usage of standalone e-discovery machine|
    法律状态:
    2005-02-01| FPAY| Fee payment|Year of fee payment: 4 |
    2008-12-29| FPAY| Fee payment|Year of fee payment: 8 |
    2013-03-25| REMI| Maintenance fee reminder mailed|
    2013-08-14| LAPS| Lapse for failure to pay maintenance fees|
    2013-09-09| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2013-10-01| FP| Expired due to failure to pay maintenance fee|Effective date: 20130814 |
    优先权:
    申请号 | 申请日 | 专利标题
    US08/009,521|US5348894A|1993-01-27|1993-01-27|Method of forming electrical connections to high dielectric constant materials|
    US47016795A| true| 1995-06-06|1995-06-06||
    US09/521,504|US6215650B1|1993-01-27|2000-03-09|Electrical connections to dielectric materials|
    US09/778,641|US6275370B2|1993-01-27|2001-02-07|Electrical connections to dielectric materials|US09/778,641| US6275370B2|1993-01-27|2001-02-07|Electrical connections to dielectric materials|
    [返回顶部]