• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    The invention includes semiconductor processing methods, including trench isolation. In one implementation, an oxide layer is deposited over a substrate. The deposited oxide layer is exposed to a chlorine containing gas effective to getter metals outwardly therefrom. In one implementation, a dielectric layer, for example silicon dioxide, is plasma enhanced chemical vapor deposited over a substrate within a chamber comprising an internal metal surface under conditions effective to incorporate metal from the chamber surface within the dielectric layer. The dielectric layer is then exposed to a chlorine containing gas effective to getter at least some of said metal outwardly therefrom. In one implementation, a trench isolation method comprises forming a series of isolation trenches into a semiconductive substrate. Silicon dioxide is chemical vapor deposited to within the trenches, with the silicon dioxide comprising metal impurity therein. The silicon dioxide within the trenches is densified using an atmosphere comprising chlorine which is effective to remove metal impurity from the silicon dioxide. In one implementation, some dielectric isolation material is chemical vapor deposited to within the trenches. After the chemical vapor deposition, the substrate is exposed to oxidation conditions effective to oxidize the trench sidewalls, with most preferably there having been no dedicated trench sidewall oxidation step conducted prior to the chemical vapor depositing.
    公开号:US20010004543A1
    申请号:US09/745,453
    申请日:2000-12-20
    公开日:2001-06-21
    发明作者:John Moore
    申请人:Moore John T.；
    IPC主号:H01L21-76224
    专利说明:
    [0001] This invention relates to semiconductor processing methods, such as trench isolation methods. [0001] BACKGROUND OF THE INVENTION
    [0002] Integrated circuitry is typically fabricated on and within semiconductor substrates, such as bulk monocrystalline silicon wafers. To aid in interpretation of the claims that follow, the term “semiconductor substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductor substrates described above. [0002]
    [0003] Electric components fabricated on substrates, and particularly bulk semiconductor wafers, are isolated from adjacent devices by insulating materials, such as silicon dioxide. One isolation technique uses shallow trench isolation, whereby trenches are cut into a substrate and are subsequently filled with an insulating material, such as, for example, silicon dioxide. In the context of this document, “shallow” shall refer to a distance of no greater than about 1 micron from an outermost surface of the substrate material within which an isolation region is received. [0003]
    [0004] Prior art methods for forming trench isolation regions typically initially deposit a pad oxide layer and a silicon nitride layer over a semiconductive substrate. The substrate typically comprises a monocrystalline silicon wafer lightly doped with a p-type background dopant material. A photoresist layer is deposited onto the silicon nitride, and is processed to define desired trench shaped openings within the photoresist over the silicon nitride. Suitable etching steps are then conducted to etch trenches through the silicon nitride and pad oxide layer into the bulk monocrystalline silicon substrate, thus defining trenches which will be utilized for isolating various active regions on the substrate. [0004]
    [0005] The photoresist is then stripped from the substrate, and the wafer is subjected to appropriate thermal oxidation conditions to oxide the substrate sidewalls within the trenches. One purpose of this oxidation is to round the bottom corners of the trenches to reduce stress at these corners during subsequent processing. [0005]
    [0006] After sidewall oxidation, the trenches are typically filled with a dielectric material, such as by high density plasma chemical vapor deposition of an undoped oxide. Such deposition typically is conducted within a processing furnace having internal metal walls. Apparently, some of the metal from these chamber walls gets displaced, and ends up being deposited in the oxide on the substrate. The metals typically include one or more of aluminum, molybdenum, iron or chromium. Contamination concentration is typically on the order of 1×10[0006] 11 atoms/cm3. Presence of these metals in the finished product adversely affects device performance, such as creating refresh problems in DRAM circuitry and otherwise adversely impacting leakage characteristics of transistors formed within the active areas.
    [0007] The high density plasma deposited oxide is typically not suitably dense as deposited. Accordingly in the prior art, it is subjected to a densification step at, for example, from about 800° C. to 1000°C. for 30 minutes in a chemically inert atmosphere. This causes the deposited oxide to densify and shrink to achieve desirable densification. Unfortunately, the deposited oxide and thermal oxide lining the trench sidewalls densify or shrink at different rates. This undesirably imparts stress into the deposited oxide layer and underlying substrate which also can have an adverse effect on the finished circuitry. [0007] SUMMARY OF THE INVENTION
    [0008] The invention includes semiconductor processing methods, including trench isolation. In one implementation, an oxide layer is deposited over a substrate. The deposited oxide layer is exposed to a chlorine-containing gas effective to getter metals outwardly therefrom. In one implementation, a dielectric layer, for example silicon dioxide, is plasma enhanced chemical vapor deposited over a substrate within a chamber comprising an internal metal surface under conditions effective to incorporate metal from the chamber surface within the dielectric layer. The dielectric layer is then exposed to a chlorine-containing gas effective to getter at least some of said metal outwardly therefrom. In one implementation, a trench isolation method comprises forming a series of isolation trenches into a semiconductive substrate. Silicon dioxide is chemical vapor deposited to within the trenches, with the silicon dioxide comprising metal impurity therein. The silicon dioxide within the trenches is densified using an atmosphere comprising chlorine which is effective to remove metal impurity from the silicon dioxide. In one implementation, some dielectric isolation material is chemical vapor deposited to within the trenches. After the chemical vapor deposition, the substrate is exposed to oxidation conditions effective to oxidize the trench sidewalls, with most preferably there having been no dedicated trench sidewall oxidation step conducted prior to the chemical vapor depositing. [0008] BRIEF DESCRIPTION OF THE DRAWINGS
    [0009] Preferred embodiments of the invention are described below with reference to the following accompanying drawings. [0009]
    [0010] FIG. 1 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention. [0010]
    [0011] FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 1. [0011]
    [0012] FIG. 3 is a diagrammatic sectional view of an alternate embodiment semiconductor wafer fragment at a processing step in accordance with the invention. [0012]
    [0013] FIG. 4 is a view of the FIG. 3 wafer at a processing step subsequent to that shown by FIG. 3. [0013]
    [0014] FIG. 5 is a diagrammatic sectional view of another alternate embodiment semiconductor wafer fragment at a processing step in accordance with the invention. [0014]
    [0015] FIG. 6 is a view of the FIG. 5 wafer at a processing step subsequent to that shown by FIG. 5. [0015] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0016] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8). [0016]
    [0017] Referring to FIG. 1, a semiconductor wafer fragment in process in indicated generally with reference numeral [0017] 10 and comprises a bulk monocrystalline silicon substrate 12. A series of isolation trenches 14 are formed into semiconductive substrate 12. As deposited, isolation trenches 14 have sidewalls 16 and a base wall 18. A pad oxide layer 20 and silicon nitride layer 22 is formed over semiconductive substrate 12, with trenches 14 having been cut therethrough. The substrate is then subjected to suitable oxidation conditions to thermally grow oxide layers 24 over or relative to trench sidewalls 16 and trench bases 18.
    [0018] Referring to FIG. 2, a dielectric layer [0018] 26 is deposited over substrate 12 to within trenches 14. Preferred deposited material is undoped silicon dioxide deposited by high density plasma enhanced chemical vapor deposition. In the context of this document, “undoped” is defined as having less than 0.1% molar of conductivity enhancing dopant therein. When deposited within a chamber comprising internal metal surfaces, typical deposition conditions are unfortunately effective to remove metal from such sidewalls and incorporate such metal from the chamber surface to within deposited layer 26. Undesired metal impurity might also be incorporated within layer 26 in some other manner, such as inherent in the deposition process independent of the type of chamber being utilized.
    [0019] Deposited dielectric layer [0019] 26 is exposed to a chlorine-containing gas (indicated by arrows 28) effective to getter metals, such as metal impurity, outwardly therefrom. Most preferably, the exposing also constitutes conditions effective to densify the deposited dielectric layer within the trenches to a more dense condition than the as-deposited state. Accordingly, with the most preferred embodiment of the invention, the prior art dry/inert densification of the high density plasma deposited oxide layer is substituted with a densification process at least including a chlorine gas, and most preferably also constituting hydrogen and oxygen (i.e., H2 and O2) to provide wet densification conditions. The chlorine-containing gas can be provided to the substrate in any suitable manner, with a preferred method comprising bubbling a gas into an organic chlorine compound containing liquid and providing the bubbled gas to proximate the dielectric layer on the substrate within a chamber. Example preferred chlorine-containing compounds comprise dichloroethylene, trichloroethane, and HCl. Example specific chlorine precursors comprise Trans LC™ available from ADCS Inc. of Burnet, Tex., and TCA™ available from the J. C. Schumacher Company of Oceanside, Calif. Gaseous metal chlorides are most likely formed from the chlorine containing gas and metals displaced from the deposited layer.
    [0020] The exposure and densification conditions preferably comprise from about 750° C. to about 1000° C. at a pressure greater than about 600 Torr, and most preferably at or around atmospheric pressure. Most preferably, the exposing and/or densification occurs prior to any deposition of any metal layer over the substrate to prevent the chlorine-containing gas from attacking such previously deposited metal. Example gases for bubbling through the organic chlorine compound containing liquid are inert gases, such as N[0020] 2 and Ar. More preferably, the gas bubbled into the liquid comprises an oxygen containing compound, such as O2 and/or O3. Bubbling an oxygen containing compound gas through certain organic chlorine containing compound liquids can oxide material therein to produce CO2, H2O and Cl—, potentially making more chlorine available for gettering metal from the deposited dielectric layer. Regardless, the chlorine-containing liquid precursor is preferably heated to a range from about 20° C. to about 30° C. during the bubbling, with the bubbling gas flow being at an exemplary rate from about 10 sccm to about 300 sccm for from about 5 minutes to 30 minutes.
    [0021] The preferred additional feed of H[0021] 2 and O2 during the chlorine exposure and densification preferably ranges from about 1:1 to about 1:4, respectively by volume.
    [0022] Another embodiment in accordance with the invention is described with reference to FIGS. 3 and 4. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with a suffix “a” or with different numerals. With substrate [0022] 10 a, a series of isolation trenches 14 have been formed into semiconductive substrate 12 having initial sidewalls 16 and bases 18. The dielectric isolation material layer 26 is chemical vapor deposited to within the trenches.
    [0023] Referring to FIG. 4 and after the chemical vapor depositing, the substrate is exposed to oxidizing conditions effective to oxidize trench sidewalls [0023] 18 and form oxidation layer 24. Most preferably, processing of wafer 10 to this point has been void of any dedicated trench sidewall oxidation step prior to the chemical vapor depositing of layer 26. Prior art processing in this regard has never before been understood to appreciably oxidize the sidewalls of isolation trenches after deposition of the trench-filling dielectric material. Preferably in accordance with the above-described first embodiment, the isolation material is exposed to conditions effective to getter metal therefrom after the chemical vapor depositing of layer 26, such as for example by utilizing a chlorine-containing gas in accordance with the first described embodiment. Most preferably, the exposing to getter and the exposing to oxidize the sidewalls occur in the same/common processing step, for example utilizing the processing and parameters as described above. With high density plasma deposited oxide, a processing temperature of at least 950° C. (and preferably less than or equal to about 1100° C.) might be most desirable to assure achieving all of the sidewall oxidation, metal gettering, and densification of layer 26. The preferred densification/sidewall oxidation after the dielectric layer deposition will also be wet, for example using added feed gases of H2 and O2. A more H2 rich ambient than the above described first embodiment is preferred, for example using a volumetric ratio of H2:O2 from about 1.25:1 to 1:2. Sidewall oxide growth after deposition and during densification can relieve stress over the prior art, and may be used to possibly eliminate a separate processing step.
    [0024] Subsequent processing in accordance with the first and second described embodiments would typically include a suitable planarization step of layer [0024] 26, and ultimate stripping of nitride layer 22 and pad oxide layer 20 to form the desired isolation trenches. Subsequent processing would form circuit devices and typically form doped and other oxide and dielectric layers over the substrate.
    [0025] Another alternate embodiment is described with references to FIGS. 5 and 6. Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated by the suffix “b”, or with different numerals. FIG. 5 depicts a semiconductor wafer fragment [0025] 10 b comprised of a bulk monocrystalline silicon substrate 12. An undoped oxide layer 40 has been deposited over substrate 12. By way of example only, such layer might be deposited by decomposition of tetraethylorthosilicate (TEOS). The deposited undoped oxide layer 40 is densified in a chlorine-containing atmosphere, such as that described above and under similar conditions, as depicted by arrows 28.
    [0026] Referring to FIG. 6 and after the densifying, a doped oxide layer [0026] 42 is formed over undoped oxide layer 40. An example material is borophosphosilcate glass (BPSG). After depositing doped oxide layer 40, it can be densified or otherwise exposed to a chlorine-containing atmosphere. Such processing might be utilizable apart from shallow trench isolation formation, such as relative to interlevel dielectric layer processing. Again however most preferably, no metal layer will have been deposited on the wafer prior to such chlorine atmosphere processing to avoid risk of attack of such metal by the chlorine atmosphere, even through previously deposited layers.
    [0027] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents. [0027]
    权利要求:
    Claims (56)
    [1" id="US-20010004543-A1-CLM-00001] 1. A semiconductor processing method comprising:
    depositing an oxide layer over a substrate; and
    exposing the deposited oxide layer to a chlorine containing gas effective to getter metals outwardly therefrom.
    [2" id="US-20010004543-A1-CLM-00002] 2. The method of
    claim 1 wherein the depositing comprises chemical vapor depositing.
    [3" id="US-20010004543-A1-CLM-00003] 3. The method of
    claim 1 wherein the exposing gas also comprises hydrogen and oxygen.
    [4" id="US-20010004543-A1-CLM-00004] 4. The method of
    claim 1 wherein the exposing comprises a temperature from about 750° C. to about 1000° C.
    [5" id="US-20010004543-A1-CLM-00005] 5. The method of
    claim 1 wherein the exposing comprises a pressure greater than about 600 Torr.
    [6" id="US-20010004543-A1-CLM-00006] 6. The method of
    claim 1 wherein the exposing occurs prior to any deposition of any metal layer over the substrate.
    [7" id="US-20010004543-A1-CLM-00007] 7. The method of
    claim 1 wherein the exposing comprises bubbling a gas into an organic chlorine compound containing liquid and providing the bubbled gas proximate the oxide layer.
    [8" id="US-20010004543-A1-CLM-00008] 8. The method of
    claim 7 wherein the gas bubbled into the liquid comprises an oxygen containing compound.
    [9" id="US-20010004543-A1-CLM-00009] 9. The method of
    claim 7 wherein the gas bubbled into the liquid comprises O2.
    [10" id="US-20010004543-A1-CLM-00010] 10. The method of
    claim 7 wherein the chlorine containing compound comprises a dichloroethylene.
    [11" id="US-20010004543-A1-CLM-00011] 11. The method of
    claim 7 wherein the chlorine containing compound comprises a trichloroethane.
    [12" id="US-20010004543-A1-CLM-00012] 12. The method of
    claim 7 wherein the chlorine containing compound comprises HCl.
    [13" id="US-20010004543-A1-CLM-00013] 13. A semiconductor processing method comprising:
    depositing an undoped oxide layer over a substrate;
    densifying the deposited undoped oxide layer in a chlorine containing atmosphere; and
    after said densifying, forming a doped oxide layer over the undoped oxide layer.
    [14" id="US-20010004543-A1-CLM-00014] 14. The method of
    claim 13 wherein the undoped and doped oxide layers are formed by chemical vapor depositing.
    [15" id="US-20010004543-A1-CLM-00015] 15. The method of
    claim 13 wherein the undoped oxide layer is deposited by decomposition of TEOS and the doped oxide layer comprises BPSG.
    [16" id="US-20010004543-A1-CLM-00016] 16. The method of
    claim 13 comprising, after depositing the doped oxide layer, densifying the doped oxide layer in a chlorine containing atmosphere.
    [17" id="US-20010004543-A1-CLM-00017] 17. The method of
    claim 13 wherein the densifying atmosphere also comprises hydrogen and oxygen.
    [18" id="US-20010004543-A1-CLM-00018] 18. The method of
    claim 13 wherein the densifying occurs prior to any deposition of any metal layer over the substrate.
    [19" id="US-20010004543-A1-CLM-00019] 19. The method of
    claim 13 wherein the densifying comprises bubbling a gas into an organic chlorine compound containing liquid and providing the bubbled gas proximate the oxide layer.
    [20" id="US-20010004543-A1-CLM-00020] 20. The method of
    claim 19 wherein the gas bubbled into the liquid comprises an oxygen containing compound.
    [21" id="US-20010004543-A1-CLM-00021] 21. The method of
    claim 19 wherein the gas bubbled into the liquid comprises O2.
    [22" id="US-20010004543-A1-CLM-00022] 22. The method of
    claim 19 wherein the chlorine containing compound comprises a dichloroethylene.
    [23" id="US-20010004543-A1-CLM-00023] 23. The method of
    claim 19 wherein the chlorine containing compound comprises a trichloroethane.
    [24" id="US-20010004543-A1-CLM-00024] 24. The method of
    claim 19 wherein the chlorine containing compound comprises HCl.
    [25" id="US-20010004543-A1-CLM-00025] 25. A semiconductor processing method comprising:
    plasma enhanced chemical vapor depositing a dielectric layer over a substrate within a chamber comprising an internal metal surface under conditions effective to incorporate metal from the chamber surface within the dielectric layer; and
    exposing the dielectric layer to a chlorine containing gas effective to getter at least some of said metal outwardly therefrom.
    [26" id="US-20010004543-A1-CLM-00026] 26. The method of
    claim 25 wherein the exposing gas also comprises hydrogen and oxygen.
    [27" id="US-20010004543-A1-CLM-00027] 27. The method of
    claim 25 wherein the exposing comprises a temperature from about 750° C. to about 1000° C.
    [28" id="US-20010004543-A1-CLM-00028] 28. The method of
    claim 25 wherein the exposing occurs prior to any deposition of any metal layer over the substrate.
    [29" id="US-20010004543-A1-CLM-00029] 29. The method of
    claim 25 wherein the exposing comprises bubbling a gas into an organic chlorine compound containing liquid and providing the bubbled gas proximate the oxide layer.
    [30" id="US-20010004543-A1-CLM-00030] 30. The method of
    claim 29 wherein the gas bubbled into the liquid comprises an oxygen containing compound.
    [31" id="US-20010004543-A1-CLM-00031] 31. The method of
    claim 29 wherein the gas bubbled into the liquid comprises O2.
    [32" id="US-20010004543-A1-CLM-00032] 32. A trench isolation method comprising:
    forming a series of isolation trenches into a semiconductive substrate;
    chemical vapor depositing silicon dioxide to within the trenches, the silicon dioxide comprising metal impurity therein; and
    densifying the silicon dioxide within the trenches using an atmosphere comprising chlorine which is effective to remove metal impurity from the silicon dioxide.
    [33" id="US-20010004543-A1-CLM-00033] 33. The method of
    claim 32 wherein the exposing gas also comprises hydrogen and oxygen.
    [34" id="US-20010004543-A1-CLM-00034] 34. The method of
    claim 32 wherein the exposing comprises a temperature from about 750° C. to about 1000° C.
    [35" id="US-20010004543-A1-CLM-00035] 35. The method of
    claim 32 wherein the exposing comprises a pressure greater than about 600 Torr.
    [36" id="US-20010004543-A1-CLM-00036] 36. The method of
    claim 32 wherein the exposing occurs prior to any deposition of any metal layer over the substrate.
    [37" id="US-20010004543-A1-CLM-00037] 37. The method of
    claim 32 wherein the densifying occurs prior to any removal of the silicon dioxide layer from over the substrate after its deposition.
    [38" id="US-20010004543-A1-CLM-00038] 38. The method of
    claim 32 wherein the exposing comprises bubbling a gas into an organic chlorine compound containing liquid and providing the bubbled gas proximate the oxide layer.
    [39" id="US-20010004543-A1-CLM-00039] 39. The method of
    claim 38 wherein the gas bubbled into the liquid comprises an oxygen containing compound.
    [40" id="US-20010004543-A1-CLM-00040] 40. The method of
    claim 38 wherein the gas bubbled into the liquid comprises O2.
    [41" id="US-20010004543-A1-CLM-00041] 41. The method of
    claim 38 wherein the chlorine containing compound comprises a dichloroethylene.
    [42" id="US-20010004543-A1-CLM-00042] 42. The method of
    claim 38 wherein the chlorine containing compound comprises a trichloroethane.
    [43" id="US-20010004543-A1-CLM-00043] 43. The method of
    claim 38 wherein the chlorine containing compound comprises HCl.
    [44" id="US-20010004543-A1-CLM-00044] 44. A trench isolation method comprising:
    forming a series of isolation trenches into a semiconductive substrate, the isolation trenches having sidewalls;
    chemical vapor depositing dielectric isolation material to within the trenches; and
    after the chemical vapor depositing, exposing the substrate to oxidation conditions effective to oxidize the trench sidewalls.
    [45" id="US-20010004543-A1-CLM-00045] 45. The method of
    claim 44 being void of any dedicated trench sidewall oxidation step prior to the chemical vapor depositing.
    [46" id="US-20010004543-A1-CLM-00046] 46. The method of
    claim 44 wherein the exposing occurs prior to any removal of the dielectric isolation material from over the substrate after its deposition.
    [47" id="US-20010004543-A1-CLM-00047] 47. The method of
    claim 44 further comprising after the chemical vapor depositing, exposing the isolation material to conditions effective to getter metal therefrom.
    [48" id="US-20010004543-A1-CLM-00048] 48. The method of
    claim 47 wherein the exposing to getter and the exposing to oxidize occur in a common processing step.
    [49" id="US-20010004543-A1-CLM-00049] 49. The method of
    claim 44 wherein the chemical vapor depositing comprises plasma enhanced chemical vapor depositing a dielectric layer over the substrate within a chamber comprising an internal metal surface under conditions effective to incorporate metal from the chamber surface within the dielectric layer, and further comprising after the chemical vapor depositing, exposing the isolation material to conditions effective to getter metal therefrom.
    [50" id="US-20010004543-A1-CLM-00050] 50. The method of
    claim 49 wherein the exposing to getter and the exposing to oxidize occur in a common processing step.
    [51" id="US-20010004543-A1-CLM-00051] 51. The method of
    claim 49 wherein the exposing gas comprises hydrogen and oxygen.
    [52" id="US-20010004543-A1-CLM-00052] 52. The method of
    claim 49 wherein the exposing gas comprises chlorine, hydrogen and oxygen.
    [53" id="US-20010004543-A1-CLM-00053] 53. The method of
    claim 49 wherein the exposing gas comprises chlorine, hydrogen and oxygen.
    [54" id="US-20010004543-A1-CLM-00054] 54. The method of
    claim 49 wherein the exposing comprises a temperature of at least about 950° C.
    [55" id="US-20010004543-A1-CLM-00055] 55. A trench isolation method comprising:
    forming a series of isolation trenches into a semiconductive substrate, the isolation trenches having sidewalls;
    plasma enhanced chemical vapor depositing a silicon dioxide layer over the substrate to within the trenches within a chamber comprising an internal metal surface under conditions effective to incorporate metal from the chamber surface within the silicon dioxide layer; and
    after the chemical vapor depositing and in a common processing step, exposing the substrate to wet oxidation conditions comprising hydrogen, oxygen and chlorine gases and a temperature of at least about 950° C. effective to both oxidize the trench sidewalls and to getter metal outwardly from the deposited silicon dioxide layer, with the method being void of any dedicated trench sidewall oxidation step prior to the chemical vapor depositing.
    [56" id="US-20010004543-A1-CLM-00056] 56. The method of
    claim 55 wherein the exposing occurs prior to any removal of the silicon dioxide layer from over the substrate after its deposition.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6391738B2|2002-05-21|Semiconductor processing method and trench isolation method
    US6583028B2|2003-06-24|Methods of forming trench isolation regions
    KR100788183B1|2007-12-26|Ozone post-deposition treatment to remove carbon in a flowable oxide film
    US6037018A|2000-03-14|Shallow trench isolation filled by high density plasma chemical vapor deposition
    US6214698B1|2001-04-10|Shallow trench isolation methods employing gap filling doped silicon oxide dielectric layer
    KR100689826B1|2007-03-08|High density plasma chemical vapor deposition methods using a fluorine-based chemical etching gas and methods of fabricating a semiconductor device employing the same
    US6406975B1|2002-06-18|Method for fabricating an air gap shallow trench isolation | structure
    KR20050017585A|2005-02-22|Method of gap-fill using a high density plasma deposision
    US7521354B2|2009-04-21|Low k interlevel dielectric layer fabrication methods
    US20040212036A1|2004-10-28|Method of eliminating residual carbon from flowable oxide fill
    KR100477810B1|2005-03-21|Fabricating method of semiconductor device adopting nf3 high density plasma oxide layer
    US6992020B2|2006-01-31|Method of fabricating semiconductor device
    US7235856B1|2007-06-26|Trench isolation for semiconductor devices
    US6051480A|2000-04-18|Trench isolation for semiconductor devices
    US6548426B1|2003-04-15|Method for improving a quality of dielectric layer and semiconductor device
    US6218315B1|2001-04-17|HTO | deposition for capacitor dielectrics
    US6323101B1|2001-11-27|Semiconductor processing methods, methods of forming silicon dioxide methods of forming trench isolation regions, and methods of forming interlevel dielectric layers
    KR20010109544A|2001-12-12|Method for forming isolation layer of semiconductor device
    同族专利:
    公开号 | 公开日
    US6271153B1|2001-08-07|
    US6391738B2|2002-05-21|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20040018696A1|2002-07-26|2004-01-29|Karsten Wieczorek|Method of filling an opening in a material layer with an insulating material|
    US20050009255A1|2003-07-10|2005-01-13|International Rectifier Corp.|Process for forming thick oxides on Si or SiC for semiconductor devices|
    US6958264B1|2001-04-03|2005-10-25|Advanced Micro Devices, Inc.|Scribe lane for gettering of contaminants on SOI wafers and gettering method|
    US8551877B2|2012-03-07|2013-10-08|Tokyo Electron Limited|Sidewall and chamfer protection during hard mask removal for interconnect patterning|JP2686762B2|1988-02-26|1997-12-08|富士通株式会社|Gettering method|
    JPH01246860A|1988-03-29|1989-10-02|Seiko Epson Corp|Manufacture of semiconductor device|
    ES2084606T3|1988-12-21|1996-05-16|At & T Corp|MODIFIED GROWTH THERMAL OXIDATION PROCEDURE FOR THIN OXIDES.|
    US5217912A|1990-07-03|1993-06-08|Sharp Kabushiki Kaisha|Method for manufacturing a semiconductor device|
    US5288662A|1992-06-15|1994-02-22|Air Products And Chemicals, Inc.|Low ozone depleting organic chlorides for use during silicon oxidation and furnace tube cleaning|
    US5258333A|1992-08-18|1993-11-02|Intel Corporation|Composite dielectric for a semiconductor device and method of fabrication|
    JP3247242B2|1994-03-04|2002-01-15|株式会社東芝|Method for manufacturing semiconductor device|
    US5591681A|1994-06-03|1997-01-07|Advanced Micro Devices, Inc.|Method for achieving a highly reliable oxide film|
    TW389999B|1995-11-21|2000-05-11|Toshiba Corp|Substrate having shallow trench isolation and method of manufacturing the same|
    US5811346A|1997-04-14|1998-09-22|Vlsi Technology, Inc.|Silicon corner rounding in shallow trench isolation process|US6825087B1|1999-11-24|2004-11-30|Fairchild Semiconductor Corporation|Hydrogen anneal for creating an enhanced trench for trench MOSFETS|
    US6884295B2|2000-05-29|2005-04-26|Tokyo Electron Limited|Method of forming oxynitride film or the like and system for carrying out the same|
    US6383924B1|2000-12-13|2002-05-07|Micron Technology, Inc.|Method of forming buried conductor patterns by surface transformation of empty spaces in solid state materials|
    KR100512167B1|2001-03-12|2005-09-02|삼성전자주식회사|Method of forming trench type isolation layer|
    US7142577B2|2001-05-16|2006-11-28|Micron Technology, Inc.|Method of forming mirrors by surface transformation of empty spaces in solid state materials and structures thereon|
    US6898362B2|2002-01-17|2005-05-24|Micron Technology Inc.|Three-dimensional photonic crystal waveguide structure and method|
    US7132348B2|2002-03-25|2006-11-07|Micron Technology, Inc.|Low k interconnect dielectric using surface transformation|
    US6716719B2|2002-05-29|2004-04-06|Micron Technology, Inc.|Method of forming biasable isolation regions using epitaxially grown silicon between the isolation regions|
    US6727150B2|2002-07-26|2004-04-27|Micron Technology, Inc.|Methods of forming trench isolation within a semiconductor substrate including, Tshaped trench with spacers|
    US6734082B2|2002-08-06|2004-05-11|Chartered Semiconductor Manufacturing Ltd.|Method of forming a shallow trench isolation structure featuring a group of insulator liner layers located on the surfaces of a shallow trench shape|
    US6825097B2|2002-08-07|2004-11-30|International Business Machines Corporation|Triple oxide fill for trench isolation|
    US7273788B2|2003-05-21|2007-09-25|Micron Technology, Inc.|Ultra-thin semiconductors bonded on glass substrates|
    US7501329B2|2003-05-21|2009-03-10|Micron Technology, Inc.|Wafer gettering using relaxed silicon germanium epitaxial proximity layers|
    US7008854B2|2003-05-21|2006-03-07|Micron Technology, Inc.|Silicon oxycarbide substrates for bonded silicon on insulator|
    US6929984B2|2003-07-21|2005-08-16|Micron Technology Inc.|Gettering using voids formed by surface transformation|
    US7153753B2|2003-08-05|2006-12-26|Micron Technology, Inc.|Strained Si/SiGe/SOI islands and processes of making same|
    US7015113B2|2004-04-01|2006-03-21|Micron Technology, Inc.|Methods of forming trench isolation regions|
    TWI355046B|2007-07-10|2011-12-21|Nanya Technology Corp|Two bit memory structure and method of making the|
    JP5540852B2|2010-04-09|2014-07-02|富士通セミコンダクター株式会社|Manufacturing method of semiconductor device|
    US9711351B2|2014-09-11|2017-07-18|Asm Ip Holding B.V.|Process for densifying nitride film|
    法律状态:
    2003-01-21| CC| Certificate of correction|
    2005-10-28| FPAY| Fee payment|Year of fee payment: 4 |
    2009-10-21| FPAY| Fee payment|Year of fee payment: 8 |
    2013-12-27| REMI| Maintenance fee reminder mailed|
    2014-05-21| LAPS| Lapse for failure to pay maintenance fees|
    2014-06-16| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2014-07-08| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20140521 |
    优先权:
    申请号 | 申请日 | 专利标题
    US12071498A| true| 1998-07-22|1998-07-22||
    US09/745,453|US6391738B2|1998-07-22|2000-12-20|Semiconductor processing method and trench isolation method|US09/745,453| US6391738B2|1998-07-22|2000-12-20|Semiconductor processing method and trench isolation method|
    [返回顶部]