• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An etching mask having high etching selectivity for an inorganic inter layer film of SiO2 or Si3N4, an organic interlayer film such as ARC and an electrically conductive film and a contact hole using such an etching mask, a process for forming same and a resultant semiconductor device. On formation of contact holes for connecting wirings disposed through interlayer films of inorganic or organic material (20, 23 in FIG. 2), a thin film of silicon carbide (21 in FIG. 2) having high etching selectivity for any of the inorganic and organic materials is deposited on an interlayer film, and a mask pattern of silicon carbide is formed using a resist pattern (22 in FIG. 2). Thereafter, high aspect ratio contact holes having a size which is exactly same as that of the mask is formed by etching the interlayer film using the silicon carbide mask.
    公开号:US20010002731A1
    申请号:US09/725,873
    申请日:2000-11-30
    公开日:2001-06-07
    发明作者:Yasuhiko Ueda
    申请人:NEC Corp；
    IPC主号:H01L21-76805
    专利说明:
    [0001] The present invention relates to an etching mask, a process for forming contact holes using the same etching mask, and a semiconductor device which is manufactured by the same process. [0001] BACKGROUND OF THE INVENTION
    [0002] With an recent advance in high integration density and smaller size of semiconductor devices, the area of each element has been remarkably reduced. However, the thickness of the films therefor should be increased if the same materials are used since it is necessary to provide an electric resistance which is equal to or less than that of the conventional semiconductor devices. Thus, the thickness of the interlayer films will increase, so that a case where contact holes in the second and subsequent films require a depth which is 3 μm or more is not rare. Since the diameter of the contact holes has become smaller and smaller, the technique to fabricate contact holes having a higher aspect ratio at a high precision has been demanded. [0002]
    [0003] A process for forming contact holes in the course of manufacturing conventional general DRAM (Dynamic Random Access Memory) process will now be described with reference to the drawings. FIGS. 10 through 12 are sectional views schematically showing a conventional process for manufacturing a DRAM. For convenience of drawing, these drawings are separated with an alphabetical sequence. [0003]
    [0004] After an element isolation oxide film [0004] 2 is formed in a given region of a silicon substrate 1 by a trench isolation method as shown in FIG. 10(a), memory regions and peripheral circuit regions are formed. Well-regions 8 are formed by implanting ions of phosphorous, boron, etc. into respective regions. A gate oxide film 3, gate electrode film 4 and silicon nitride film 5 are successively deposited on the silicon substrate 1, and gate electrodes are formed by etching process, source/drain regions 7 are formed by the implantation of ions of phosphorus and the like.
    [0005] Subsequently, after a silicon oxide film is deposited to cover the gate electrodes as shown in FIG. 10([0005] b), side walls 6 are formed by applying an anisotropic etching and n+/p+layers are formed by protecting given regions with a resist and implanting ions of phosphorus and boron, etc.
    [0006] Then, a first inter layer film [0006] 9 is deposited over an entire surface of the silicon substrate 1 as shown in FIG. 10(c) and a resist pattern 22 is formed in such a manner that regions to be connected to bit lines are exposed. Contact holes are formed in the first interlayer film 9 by plasma etching using the resist pattern 22 as an etching mask and using a carbon fluoride (CF system) gas.
    [0007] In order to enhance the precision of the size of openings of the resist pattern [0007] 22 by eliminating the influence of the reactivity with the underlying layer (or substrate) and the reflected light from the underlying layer (or substrate) on formation of the resist pattern 22, an antireflection coating (hereinafter referred to as ARC) 28 may be formed between the first interlayer film 9 and the resist 22. In this case, hole is first formed in the ARC using oxygen gas by plasma etching with the aid of the resist pattern 22 as a mask. Thereafter, the first interlayer film 9 is formed leaving a contact hole 10 by the plasma etching using CF gas. The ARC 28 will be removed together with the resist pattern 22 after formation of the first contact hole 10.
    [0008] Then, a bit line (first film wiring [0008] 11) which is to be connected to polysilicon is formed after polysilicon (and the like) is buried in the first contact hole 10 as shown in FIG. 10(d).
    [0009] Subsequently, after a silicon oxide film [0009] 12 is deposited over an entire surface of the silicon substrate 1 and the resist pattern 22 is formed so that a region which is to be connected to storage nodes will be exposed as shown in FIG. 11(e), (second) contact holes which extends through the silicon oxide film 9 are formed by a plasma etching using the resist pattern 22 as an etching mask and using an CF gas. An ARC 28 may also be formed on the silicon oxide film 12 in order to prevent the influence of underlying substrate in the course of the resist pattern forming process. In this case, the ARC is firstly subjected to boring (hole-opening) by the plasma etching with oxygen gas. Thereafter, the (second) contact holes are formed in the silicon oxide film 12 and the first interlayer film 9 by using CF gas.
    [0010] After polysilicon, etc is buried in second contact holes [0010] 13 as shown in FIG. 11(f), a metal film (second layer wiring 14) which will be connected to polysilicon is formed, and a high dielectric thin film and a metal film are subsequently formed thereon, so that a capacitor 15 comprising a dielectric thin film which is sandwiched between the metal films is formed.
    [0011] Subsequently, a second inter layer film [0011] 16 is deposited over the entire surface of the silicon substrate 11 and a resist pattern 22 is formed in such a manner that regions which are connected to the source/drain regions 7 and the capacitor 15 are exposed as shown in FIG. 11(g). Third contact holes extending through the second inter layer film 16, silicon oxide film 12 and first interlayer film 9 and a fourth contact hole extending through the second interlayer film 16 are formed by the plasma etching using the resist pattern 22 as an etching mask and using CF gas. In this process, the ARC may also be similarly formed for canceling the influence of an underlying layer (or layers).
    [0012] Then, after titanium and titanium nitride is buried in a fourth contact hole [0012] 18 which is connected with the capacitor 18 and titanium nitride is buried in the third contact holes 17 which are connected to the source/drain regions 7 as shown in FIG. 12(h), titanium silicide is formed in the source/drain regions 7 by conducting heat treatment.
    [0013] After a third layer wiring [0013] 19 is formed by depositing a film of a metal such as Al as shown in FIG. 12(i), a DRAM is formed by depositing an interlayer insulating film and a passivation film (not shown) thereon. SUMMARY OF THE DISCLOSURE
    [0014] In the above-mentioned process for manufacturing DRAM, there is a tendency that the contact holes shown in FIGS. [0014] 11(e) and 11(g) will have an increased aspect ratio in association with the reduction in the size of the device and the enhanced performance thereof. It is of great importance in the manufacturing of DRAM how the contact holes can be opened at high precision.
    [0015] The resist patterns have heretofore been used as an etching mask when such contact holes are opened. However, there are problems in that the openings (i.e., hole edges) of the resist will gradually increase, so that the opening diameter of the contact holes will also increase since the resist per se is also etched on dry etching for forming the contact holes and in that the thickness of the resist may be reduced. On the other hand, the thickness of the resist tends to decrease in association with the reduction in the size of the devices. The resist is not endurable against the dry etching for an extended period of time. [0015]
    [0016] The last problem will be explained with reference to FIGS. 13 and 14 in more detail. FIGS. 13 and 14 are sectional views schematically showing a process for forming contact holes by using a conventional resist pattern as an etching mask. In FIG. 14, an antireflection film [0016] 28 of an organic material is formed on a silicon oxide film 20 for canceling the activity with the underlying layer(s) and the influence of the underlying layer(s).
    [0017] In the conventional process for forming contact holes, the resist pattern having a film thickness of about 700 nm has been formed on an inorganic inter layer film [0017] 20 such as silicon oxide film having a thickness of 3 μm as shown in FIG. 13 and the contact holes have been formed by the plasma etching using a fluorocarbon mixture gas (termed herein “CF gas”)). Since the film thickness of the resist is gradually reduced and the diameter of the opening becomes gradually larger, the opening diameter of the contact holes (edges) becomes larger than that in the initial resist pattern.
    [0018] In particular, in a case where the inorganic ARC [0018] 28 is formed on the silicon oxide film 20 as shown in FIG. 14, oxygen should be mixed with the etching gas for dry etching for opening holes in the ARC 28. Mixing of oxygen promotes the etching of the resist, so that the diameter of the opening of the contact holes will further increase.
    [0019] In order to overcome the above mentioned problem, an approach to use polysilicon and the like as an etching mask in lieu of the resist has been considered. If polysilicon is used as a mask, it is possible to provide a higher etching selectivity of the polysilicon than that of the resist for the CF gas. The Si may react with CF gas is high and the vapor pressure of the product of the reaction may become high. Accordingly, polysilicon is not suitable for the material of the etching mask. Since polysilicon is not dielectric, it should be removed after formation of the contact holes. However, it is hard to selectively remove only polysilicon after opening of the contact holes. [0019]
    [0020] A method to use Si[0020] 3N4 as an etching mask has also been proposed. This method can be used in a case where the contact holes are formed to extend through a silicon oxide film. However, it is not possible to provide an etching selectivity if the contact holes should be also formed to extend through the silicon nitride film, for example, the silicon nitride film of the gate electrode.
    [0021] Generally, the present invention has been achieved encountering the above-mentioned problems. [0021]
    [0022] It is an object according to an aspect of the present invention to provide a novel etching mask which is capable of forming contact holes having a high aspect ratio and assures a high etching selectivity for SiO[0022] 2 and Si3N4 as well as organic ARC, interlayer film and electrically conductive film.
    [0023] It is another object according to another aspect of the present invention to provide a novel process for forming contact holes using the same mask. [0023]
    [0024] It is a further object according to a further aspect of the present invention to provide a novel semiconductor device which is formed by the process. [0024]
    [0025] Other objects and aspects of the present invention will become apparent in the entire disclosure. [0025]
    [0026] In a first aspect of the present invention, there is provided an etching mask used for forming contact holes to connect wiring layers which sandwich an interlayer film therebetween, wherein the etching mask comprises or is formed of silicon carbide. [0026]
    [0027] In a second aspect of the present invention, there is provided a process for forming contact holes to connect wiring layers which sandwich an interlayer film therebetween comprising the steps of: forming a thin film of silicon carbide on an inter layer film through which said contact holes will be formed; forming a resist pattern on said silicon carbide film; dry-etching said exposed portions of said silicon carbide film using said resist pattern as a mask; removing said resist pattern by dry or wet-etching; and forming contact holes through said interlayer film using said silicon carbide film as a mask. [0027]
    [0028] In a third aspect of the present invention, there is provided a semiconductor device in which wiring layers on and under an inter layer film are connected to one another through contact holes which are formed to extend through the interlayer film, wherein an insulating film made of silicon carbide is disposed between the interlayer film and the wiring layer disposed thereon. [0028]
    [0029] In a fourth aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor substrate; at least one gate electrode and source/drain regions thereon; and a plurality of interlayer films and a plurality of wiring layers which are stacked on the gate electrode. The gate electrode(s) and said wiring layers being connected to one another through contact holes formed to extend through the interlayer films. The device is characterized in at least one of the contact holes is formed so as to extend through a silicon nitride film which is disposed to cover the gate electrode(s) and one of the interlayer films which is deposited on the gate electrode. [0029]
    [0030] Particularly, the contact holes are formed using a silicon carbide film as an etching mask, resulting in a sharp opening edge of the contact holes to provide a high aspect ratio of the contact holes as well as selective etching capability. [0030] BRIEF DESCRIPTION OF THE DRAWINGS
    [0031] FIG. 1 is a sectional view schematically showing a process for forming contact holes in a first mode of embodying the invention. [0031]
    [0032] FIG. 2 is a sectional view schematically showing a process for forming contact holes in a second mode of embodying the invention. [0032]
    [0033] FIG. 3 is a sectional view schematically showing a process for forming contact holes in a third mode of embodying the invention. [0033]
    [0034] FIG. 4 is a sectional view schematically showing a process for forming contact holes in a fourth mode of embodying the invention. [0034]
    [0035] FIG. 5 is a sectional view schematically showing a process for manufacturing a DRAM in accordance with a first embodiment of the invention. [0035]
    [0036] FIG. 6 is a sectional view schematically showing a process for manufacturing a DRAM in accordance with the first embodiment of the invention. [0036]
    [0037] FIG. 7 is a sectional view schematically showing a process for manufacturing a DRAM in accordance with the first embodiment of the invention. [0037]
    [0038] FIG. 8 is a sectional view schematically showing a process for manufacturing a DRAM in accordance with the first embodiment of the invention. [0038]
    [0039] FIG. 9 is a sectional view schematically showing a multilayered wiring structure in accordance with the first embodiment of the invention. [0039]
    [0040] FIG. 10 is a sectionally view showing a conventional process for manufacturing a DRAM. [0040]
    [0041] FIG. 11 is a sectional view showing a conventional process for manufacturing a DRAM. [0041]
    [0042] FIG. 12 is a sectional view showing a conventional process for manufacturing a DRAM. [0042]
    [0043] FIG. 13 is a sectional view showing a conventional process for forming contact holes. [0043]
    [0044] FIG. 14 is a sectional view showing a conventional process for forming contact holes. [0044]
    [0045] FIG. 15 is a sectional view showing a conventional multilayered wiring structure. [0045] PREFERRED EMBODIMENTS OF THE INVENTION
    [0046] Now, modes carrying out the present invention will be described with reference to the drawings. [0046] Embodying Mode 1
    [0047] A process for forming a contact hole in accordance with a first mode of embodying the invention will be described with reference to FIG. 1. FIG. 1 is a sectional view schematically explaining a way of etching in accordance with the first mode of embodying the invention. [0047]
    [0048] The first mode of embodying the invention resides in that contact holes having a high aspect ratio are formed to extend through an inorganic inter layer film comprising a single member (material) of silicon oxide film by using an etching mask made of silicon carbide. [0048]
    [0049] Firstly, as shown in FIG. 1([0049] a), a silicon carbide (SiC) film 21 having a thickness of about 200 nm is formed on an inorganic interlayer film 20 of silicon oxide film and the like having a thickness of about 4 m through which contact holes will be formed by the CVD process using trichlorosilane (SiHCl3) and propane (C3H8) as a raw material gas (mix). Subsequently, a resist having a thickness of about 500 nm is applied on SiC 21, and a resist pattern 22 including an opening (edge of hole) having a desired diameter is formed by known lithography.
    [0050] Conventionally, the inorganic inter layer film [0050] 20 of silicon oxide and the like was etched by using the resist pattern 22 as an etching mask. Thus it was necessary to preset such a film thickness of the resist pattern 22 so that it was endurable against the etching for an extended period of time. Since etching of the contact holes having a high aspect ratio is conducted using SiC 21 and the resist pattern 22 is used for etching only the SiC 21 in the present mode of embodying the invention, it is not necessary to form a thick resist unlike the prior art.
    [0051] Then, the SiC [0051] 21 disposed within the opening of the resist pattern 22 is removed by a plasma etching process using, for example, parallel plate RIE system as shown in FIG. 1(b). Etching was conducted using an NF3/Ar gas as an etching gas at a flow rate of NF3/Ar=30/200 sccm, a pressure of 2.66 Pa (20 mTorr), and a stage temperature of 0° C. Under these conditions, the etching selectivity for the resist of SiC 21 was 3 and the difference between CDs before and after the etching was within ±4 nm.
    [0052] Thereafter, the resist pattern [0052] 22 is removed by an ashing treatment using oxygen plasma and wet etching with an acid and alkaline solutions. Then, contact holes were formed by removing the inorganic interlayer film 20 by the plasma etching process using SiC 21 as an etching mask and, for example, parallel plate RIE system as shown in FIG. 1(c). Etching was conducted using C4F8/CO/Ar/O2 gas as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 m Torr) and a stage temperature 0° C.
    [0053] Under these conditions, the etching selectivity for SiC [0053] 21 of the silicon oxide film was 60, the etching rate of the silicon oxide film was 750 nm/min. An etching performance in which contact holes having a high aspect ratio was achieved. The difference between CDs before and after the etching was within ±5 nm. The SiC 21 which was formed under conditions in the mode of embodying the invention had an enough resistivity (1E 14Ω cm or more) and can be used as an inter layer film as it is without being separated after the formation of the contact holes. The step for removing the etching mask can be simplified (eliminated) in comparison with the case using the polysilicon as an etching mask, which has been mentioned at the explanation of the prior art.
    [0054] When the etching mask is removed, etching is conducted at a flow rate of NF[0054] 3/Ar=500/1000 sccm, a pressure of 39.9 Pa (300 m Torr) and a stage temperature of 0° C. Since the flow rate and the pressure is high in the present process, the etching efficiency of SiC 21 is remarkably enhanced. Etching species hardly reach at the bottom of the deep holes due to high pressure, so that they will not change the profile of the opening of the contact holes which have been formed prior to etching of SiC 21
    [0055] Since the etching selectivity can be about 60 for SiC of the silicon oxide film in accordance with the method of forming contact holes using SiC [0055] 21 as an etching mask in the present embodying mode in such a manner, the diameter of the opening (edge) of the resist pattern will not increase during etching unlike the conventional in which the resist pattern having an etching selectivity of the silicon oxide film of about 8 is used. High aspect ratio contact holes having the exactly same specified size can be formed, so that demand for reduction in size of devices can be fulfilled. Embodying Mode 2
    [0056] Now, a process for forming contact holes in a second mode of embodying the invention will be described with reference to FIG. 2. FIG. 2 is a sectional view schematically explaining the manner of etching which is carried out in the second mode. [0056]
    [0057] In the second mode of embodying the invention, contact holes having a high aspect ratio are formed in a structure including a stack of an inorganic interlayer film of silicon oxide and an organic interlayer film of BCB (benzocyclobutene). Note, however, the organic inter layer film may be at least one selected from BCB, polyimide, SiLK (trade name of Dow Chemical) and FLARF (trade of Honeywell Electronic Materials) or any other suitable organic insulating film. [0057]
    [0058] Firstly, as shown in FIG. 2([0058] a), a SiC film 21 having a thickness of about 200 nm is formed on a stacked laminate of an inorganic inter layer (lower layer) film 20 made of a silicon oxide film of about 200 nm and an organic interlayer (upper layer) film 23 made of BCB of about 750 nm layered in this order. The SiC film is formed by a CVD process using, for example, trichlorosilane and propane as a raw material gas (mix) similarly to the above-mentioned first embodying mode. Subsequently, a resist is applied at a thickness of about 500 nm and a resist pattern 22 having a desired opening diameter is formed by known lithography. Then, as shown in FIG. 2(b), a portion of SiC 21 exposed within the opening of the resist pattern 22 is removed by plasma etching process using, for example, a parallel plate RIE system.
    [0059] Thereafter, the resist pattern [0059] 22 is removed by ashing treatment (burning or thermal decomposition) using oxygen plasma and wet etching using acid and alkaline solutions to leave a patterned opening. Subsequently, as shown in FIG. 2(c), a portion of the silicon oxide film 20 and BCB 23 exposed within the opening of the resist pattern 22 is removed by plasma etching process using the SiC film 21 as an etching mask and using, for example, a parallel plate RIE system, for forming contact holes. Etching was conducted by using a Cl/O2 gas mix as an etching gas at a flow rate of Cl/O2=150/150 sccm, a pressure of 3.99 Pa (30 mTorr) and a stage temperature of 20° C. for BCB 23 and by using a C4F8/CO/Ar/O2 gas mix as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 mTorr) and a stage temperature of 0° C. for the silicon oxide film 20.
    [0060] Under these conditions, the etching selectivity was 60 and the etching rate was 750 nm/min, respectively, of the silicon oxide film [0060] 20 relative to the SiC film 21, and the etching selectivity was 40 and the etching rate was 450 nm/min, respectively, of BCB 23 relative to the SiC film 21. An etching performance which is capable of forming contact holes having a high aspect ratio could be obtained. The SiC film 21 which was formed under conditions of the present embodying mode had enough resistivity and can be used after the formation of the contact hole without separation (removal) similarly to the above-mentioned first embodying mode, so that it could be used as an interlayer film as it is.
    [0061] Although it was difficult to form contact holes by using the resist pattern [0061] 22 which is made of an organic material as an etching mask for the organic interlayer film 23 of BCB and the like which is similarly made of the inorganic material in the prior art, the process for forming contact holes using SiC 21 as an etching mask in the present embodying mode makes it possible to provide a high etching selectivity for both the inorganic inter layer film 20 of silicon oxide etc. and organic inter layer film 23 of BCB and the like. Therefore, contact holes which extend through both the inorganic inter layer film 20 and organic inter layer film 23 (vice versa) can be formed by using only SiC 21 as a mask. Embodying Mode 3
    [0062] Now, a process for forming contact holes in a third mode of embodying the present invent ion will be described with reference to FIG. 3. FIG. 3 is a sectional view schematically explaining the manner of etching in the third embodying mode. [0062]
    [0063] In the third mode of embodying the invention, contact holes are formed, by using only an etching mask of SiC, in a structure in which a gate electrode is covered with a silicon nitride film like a case where contact holes are formed in a peripheral circuit unit provided that self-alignment contacts (SAC) are used in a cell unit of DRAM etc. [0063]
    [0064] Firstly, a gate oxide film [0064] 3, gate electrode 4 and silicon nitride film 5 are deposited on the silicon substrate in this order by using a known process as shown in FIG. 3(a), and they are fabricated into a given configuration of a gate structure. Thereafter, side walls 6 made of silicon nitride film are formed. A first contact hole 10 is formed in a first interlayer film 9 made of silicon oxide film which is deposited on the side walls 6 and the gate structures. After polysilicon is buried in the first contact hole 10, a first wiring layer 11 is formed connecting with the first contact hole 10.
    [0065] Subsequently, a silicon oxide film [0065] 12 is deposited and second contact holes 13 and second wiring layer 14 (connecting with the second contact holes 13) are similarly formed. After a second interlayer film 16 made of silicon oxide film is deposited as an upper layer thereof, SiC 21 having a thickness of about 200 nm is formed similarly to the above-mentioned first embodying mode. Subsequently, a resist pattern 22 having a thickness of about 500 nm is formed, and then a portion of SiC 21 disposed in the opening of the resist pattern 22 is removed by plasma etching process using, for example, parallel flat plates RIE as shown in FIG. 3(b).
    [0066] After removal of the resist pattern [0066] 22, the second inter layer film 16, silicon oxide film 12, first interlayer film 9 and a silicon nitride film 5 of a gate electrode unit are removed by plasma etching using, for example, a parallel plate RIE system for forming contact holes as shown in FIG. 3(c). Etching was conducted by using a C4F8/CO/Ar/O2 gas mix as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 mTorr) and a stage temperature of 0° C. for silicon oxide films 16, 12, 9, and by using a C4F8/CO/Ar/O2/CH2F2 gas mix as an etching gas at a flow rate of C4F8/CO/Ar/O2/CH2F2= 15/80/500/10/15 sccm, a pressure of 5.32 Pa (40 mtorr) for the silicon nitride film 5.
    [0067] Under these conditions, the etching selectivity was 60 and the etching rate was 750 nm/min, respectively, relative to SiC [0067] 21 of the silicon oxide films 16, 12, 9, and the etching selectivity was 45 and the etching rate was 500 nm/min, respectively, relative to SiC 21 of the silicon nitride film 5.
    [0068] High aspect ratio contact holes can be obtained by using only SiC as an etching mask and by changing only etching conditions. SiC which was formed under conditions of the present embodying mode can be used as an inter layer film as it is without removal after the formation of the contact holes similarly to the above-mentioned first embodying mode. [0068]
    [0069] In such a manner, the process for forming the contact holes using SiC [0069] 21 as an etching mask in the present embodying mode makes it possible to increase the etching selectivity for both silicon oxide films 16, 12 and 9 and the silicon nitride film 5. Thereafter, the contact holes can be formed in a stack (laminate) of the silicon oxide films 16, 12, 9 and the silicon nitride film 5. The present process is also applicable for the self-alignment contact forming process. Embodying Mode 4
    [0070] Now, a process for forming a contact hole in the fourth mode of embodying the invention will be described with reference to FIG. 4. FIG. 4 is a sectional view schematically explaining the manner of etching in the fourth embodying mode. [0070]
    [0071] In the fourth mode of embodying the invention, a contact hole is formed to extend through a layered structure in which an inorganic interlayer film of a silicon oxide film etc. and an electrically conductive film made of metal, polysilicon etc. are stacked like a multi layered wiring board, by using only an etching mask made of SiC. [0071]
    [0072] As shown in FIG. 4([0072] a), SiC 21 having a thickness of about 200 nm is formed on a stack in which an inorganic inter layer film 20 a of silicon oxide film having a thickness of about 2 μm, an electrically conductive film 24 of a stack (composite film laminate structure) of TiN (50 nm)/Ti (20 nm)/AlCu (500 nm)/TiN (50 nm)/Ti (20 nm) and a silicon oxide film 20 b of about 2 μm are successively deposited similarly to the above-mentioned first mode.
    [0073] Subsequently, a resist pattern [0073] 22 having a thickness of about 500 nm is formed and then a portion of SiC 21 exposed in the opening of the resist pattern 22 is removed by plasma etching process using, for example, a parallel plate RIE system as shown in FIG. 4(b).
    [0074] After removal of the resist pattern [0074] 22, upper silicon oxide film 20 b, electrically conductive film 24 and lower silicon oxide film 20 a are removed by plasma etching using, for example, a parallel plate RIE system for forming contact holes. Etching was conducted by using C4F8/CO/Ar/O2 gas as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 mTorr) and a stage temperature of 0° C. for the upper and lower silicon oxide films 20 a, 20 b and by using Cl2/BCl3 gas as an etching gas at a flow rate of Cl2/BCl3=80/20 sccm, and a pressure of 1.33 Pa (10 mTorr) for the electrically conductive film 24 of AlCu, etc.
    [0075] Under these conditions, the etching selectivity was 60 and the etching rate was 750 nm/min, respectively, relative to SiC [0075] 21 of the silicon oxide films 20 a, 20 b, and the etching selectivity was 65 and the etching rate was 850 nm/min, respectively, relative to SiC 21 of AlCu film. Contact holes having a high aspect ratio can be obtained by using only SiC as an etching mask and by changing only etching conditions based on a single masking step. SiC 21 which was formed under the conditions of the present embodying mode has enough resistivity and need not be removed after the formation of the contact holes similarly to the above-mentioned first embodying mode.
    [0076] In such a manner, it is possible to increase the etching selectivity for both the inorganic interlayer film [0076] 20 of silicon oxide film, etc. and the electrically conductive film 24 of AlCu, etc. in accordance with the process for forming contact holes by using SiC alone as an etching mask in the present embodying mode. Therefore, contact holes can be formed to extend through a stack of an insulating and electrically conductive films which constitute a multi-layered wiring substrate. It is not necessary to form contact holes in such a manner that they are shifted for each layer. Reduction in size (particularly, fining of line width) of the multilayered wiring board and simplification of the process can be achieved.
    [0077] As is apparent from the above-identified four modes of embodying the invention, the etching mask made of silicon carbide of the present invention has a high etching selectivity for any of the inorganic insulating film [0077] 20 made of silicon oxide film and silicon nitride, organic insulating film 21 such as BCB, ARC and electrically conductive film 24 of Al, polysilicon, etc. Accordingly, the etching mask can be used for etching a structure in which these various materials are stacked in a desired manner.
    [0078] For further understanding of the above-mentioned modes of embodying the invention, the embodiments of the present invention will now be described with reference to drawings. [0078] Embodiment 1
    [0079] A DRAM of a first embodiment of the invention and a process for manufacturing the same will be described with reference to FIGS. 5 through 8. FIGS. [0079] 5 to 7 are sectional views schematically showing a process for manufacturing the DRAM of the first embodiment of the invention and are separated for convenience of drawing. FIG. 8 is a sectional view showing the structure of DRAM in case where the etching mask is not removed.
    [0080] After an element isolation oxide film [0080] 2 is formed in given regions of a silicon substrate 1 by a trench isolation method as shown in FIG. 5(a), memory regions and peripheral circuit regions are formed. Well-regions 8 are formed by implanting ions of phosphorous, boron, etc. into respective regions. A gate oxide film 3, gate electrode 4 and silicon nitride film 5 are successively deposited on the silicon substrate 1 and gate electrodes are formed by etching process, followed by forming source/drain regions 7 by the implantation of ions of phosphorus and the like.
    [0081] Subsequently, after a silicon oxide film is deposited to cover the gate electrodes as shown in FIG. 5([0081] b), side walls 6 are formed by applying an anisotropic etching and n+/P+layers are formed implanting ions of phosphorus and boron, etc. under protection of given regions with a resist pattern.
    [0082] Then, a first inter layer film [0082] 9 is deposited over an entire surface of the silicon substrate 1 followed by forming contact holes as shown in FIG. 5(c). In order to conduct etching using SiC 21 a as an etching mask, SiC 21 a having a thickness of about 200 nm is formed on the first interlayer film 9 by CVD process using, for example, trichlorosilane and propane as a raw material gas.
    [0083] Subsequently, a resist having a thickness of about 500 nm is applied on SiC [0083] 21 a and a resist pattern is formed so that a regions which are connected to bit lines are exposed. A portion of SiC 21 a exposed in the opening of the resist pattern is removed by plasma etching process using the resist pattern as an etching mask and using, for example, a parallel plate RIE system. Etching is conducted by using NF3/Ar gas as an etching gas at a flow rate of NF3/Ar=30/200 sccm, a pressure of 2.66 Pa (20 mTorr) and a stage temperature of 0° C.
    [0084] Thereafter, the resist is removed by an ashing treatment (burning or thermal decomposition) using oxygen plasma and wet etching with an acid or alkaline solution. Then, a contact hole [0084] 10 is formed by removing the first inter layer film 9 by the plasma etching process using SiC 21 a as an etching mask and, for example, a parallel plates RIE system as shown. Etching was conducted using C4F8/CO/Ar/O2 gas as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 m Torr) and a stage temperature 0° C.
    [0085] Since SiC [0085] 21 a which was formed under the conditions of the present embodiment has enough resistivity (1E14 Ω cm), it may be left as it is, or alternatively may be removed by performing an etching by using a parallel plate RIE system at a flow rate of NF3/Ar=500/1000 sccm, a pressure of 39.9 Pa (300 mTorr) and a stage temperature of 0° C. After polysilicon is buried in the first contact hole 10 as shown in FIG. 5(d), a bit line (first layer wiring (11) which will be connected to polysilicon is formed.
    [0086] SiC [0086] 21 b having a thickness of about 200 nm is formed over the entire surface of the silicon substrate similarly to the case shown in FIG. 5(c) after silicon oxide film 12 is deposited over the entire surface of the silicon substrate 1 as shown in FIG. 6(e). Subsequently, a resist film having a thickness of about 500 nm is applied on the SiC 21 b and a resist pattern is formed in such a manner that regions which are connected to storage nodes are exposed and SiC 21 b exposed in the resist pattern is removed by, for example, plasma etching process using the resist pattern as an etching mask.
    [0087] After removal of the resist film, the silicon oxide film [0087] 12, and first interlayer film 9 are removed, using an etching mask of SiC 21 b, by plasma etching using, for example, a parallel RIE system for forming contact holes 13. Etching was conducted by using C4F8/CO/Ar/O2 gas as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 mTorr) and a stage temperature of 0° C. for the silicon oxide film 12, and by using C4F8/CO/Ar/O2 gas as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, and a pressure of 5.32 Pa (40 mTorr) for the first interlayer film 9.
    [0088] After polysilicon, etc. is buried in second contact holes [0088] 13 as shown in FIG. 6(f), a metal film (second film wiring 14) which will be connected to polysilicon is formed and a high dielectric thin film and metal film are subsequently formed thereon, so that a capacitor 15 comprising a dielectric thin film which is sandwiched between the metal films is formed.
    [0089] SiC [0089] 21 c having a thickness of about 200 nm is formed over the entire surface of the silicon substrate 1 similarly to the case shown in FIGS. 5(c) and 6(e) after the second interlayer film 16 is deposited over the entire surface of the silicon substrate 1 as shown in FIG. 6(g). Subsequently, a resist having a thickness of about 500 nm is applied and a resist pattern is formed in such a manner that a region which is connected to source/drain and the capacitor is exposed and exposed SiC 21 c in the opening of the resist pattern is removed by, for example, plasma etching process using the resist pattern as an etching mask.
    [0090] After removal of the resist, the second interlayer film [0090] 16, silicon oxide film 12, first interlayer film 9 are removed by plasma etching using, SiC 21 c as an etching mask, so that a third contact hole 17 extending through the second interlayer film 16, silicon oxide film 12 and first interlayer film 9, and fourth contact holes 18 extending through the second interlayer film 16 are formed. Etching was conducted by using C4F8/CO/Ar/O2 as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 mTorr) and a stage temperature of 0° C. for the second interlayer film 16, by using C4F8/CO/Ar/O2 gas as an etching gas at a flow rate of C4F8/CO/Ar/O2=25/60/300/10 sccm, a pressure of 5.32 Pa (40 mTorr) for the silicon oxide film 12 and by using C4F8/CO/Ar/O2, a flow rate of C4F8/CO/Ar/O2= 25/60/300/10 sccm and a pressure of 5.32 Pa (40 mTorr) for the first interlayer film 9.
    [0091] Then, after titanium and titanium nitride are buried in a fourth contact hole [0091] 18 which is connected with the capacitor, and titanium nitride is buried in a third contact hole 17 which is connected to the source/drain 7 as shown in FIG. 7(h), titanium silicide is formed in the source/drain region 7 by conducting heat treatment.
    [0092] After a third layer wiring [0092] 19 is formed by depositing a film of a metal such as Al as shown in FIG. 7(i), a DRAM is formed by depositing an interlayer insulating film and a passivation film (not shown) thereon.
    [0093] Since SiC [0093] 21 is used as an etching mask on formation of the contact hole shown in FIGS. 5(c), 6(e) and 6(g) in accordance with the process for manufacturing the DRAM of the present embodiment, it is possible to sufficiently increase the etching selectivity for the mask of the first inter layer film 9, silicon oxide film 12 and second inter layer film 16 through which the contact hole is formed. Accordingly, an increase in the diameter of the opening (edge) due to etching of the mask can be prevented, so that contact holes having an exact specified size can be provided.
    [0094] Although an excel lent etching process can not be conducted according to the conventional process since high etching selectivity can not be obtained if the first or second inter layer film [0094] 9 or 16 is an organic film in the conventional using the resist pattern as an etching mask, contact holes can be collectively formed by using only SiC 21 since enough etching selectivity can be assured present embodiment, resulting in simplification of the process.
    [0095] Since SiC [0095] 21 which is formed under the conditions of the present embodiment has enough resistivity, it is not necessary to remove the etching mask after the formation of the contact holes as is the case using polysilicon as a mask. Process can be further simplified by leaving SiC 21 as shown in FIG. 8.
    [0096] A process for forming a multilayered wiring structure in accordance with a second embodiment of the present invention will be described with reference to FIG. 9. FIG. 9 is a view schematically showing part of a memory array unit of a DRAM having a multilayered structure of the second embodiment of the present invention. FIG. 9([0096] a) shows the structure in which the etching mask is removed and FIG. 9(b) shows the structure in which the etching mask remains.
    [0097] In the multilayered wiring substrate of the second embodiment, a first interlayer film [0097] 9, first layer wiring 11, second interlayer film 16, second layer wiring 14, third interlayer film 25, third layer wiring 19, fourth interlayer film 26 and fourth layer wiring 27 are successively formed on a MOS transistor which is formed on a silicon substrate 1 as shown in FIG. 9. A contact hole 26 a extends through the first interlayer film 9 to connect a source/drain region 7 to the first layer wiring 11. A contact hole 26 b extends through the third and fourth inter layer films 25 and 26, straightly to connect the second layer wiring 14 to the fourth layer wiring 27. A contact hole 26 c extends through the first, second and third inter layer films 9, 16 and 25, respectively to connect the source/drain region 7 to the third layer wiring 19.
    [0098] If such a multi layered wiring structure is to be formed, the conventional process for forming contact holes by using conventional resist pattern as an etching mask is unable to open holes having high aspect ratio. Accordingly, a contact hole which extends through a single interlayer film is formed after the formation of each inter layer film and polysilicon, etc. is buried therein and a wiring layer is formed thereon. By repeating this steps, wiring layers which are formed through a plurality of interlayer films are connected. [0098]
    [0099] In a case where a contact hole is formed for each interlayer film in such a manner, the contact holes per se should not be overlapped to each other as viewed in a normal direction of the substrate. The process is complicated. However, if the etching mask of the present embodiment is used, SiC [0099] 21 has enough etching selectivity for any one of the inorganic insulating film of the silicon oxide film, the silicon nitride film and the organic insulating film of benzocyclobutene, polyimide and the electrically conductive film of Al and polysilicon, contact holes which extend through a plurality of layers can be collectively formed.
    [0100] Specifically, a contact hole [0100] 26 c which extends through the first to third interlayer films to reach the source/drain region 7 is formed by using SiC as a mask after the formation of the third interlayer film 25 as shown in FIG. 9. A contact hole 26 b which extends through the third and fourth interlayer films 25 and 26 can be formed after the formation of the fourth interlayer film 26. Since SiC 21 has enough resistivity similarly to the above-mentioned first embodiment, it may be left on the inter layer film or may be etched out by using parallel plate ERI system.
    [0101] Since contact holes can be collectively formed to extend through a structure comprising a stack of an inorganic inter layer film, inorganic interlayer film and electrically conductive film by using SiC [0101] 21 as an etching mask with only changed etching conditions in the process for forming contact holes using the etching mask of the present embodiment, reduction in size of the semiconductor device having a mu It layered wiring can be achieved. The manufacturing process can be simplified by reducing the number of dry etching steps. Connection between wirings can be made more reliable in comparison with that of the method of forming a wiring layer for each interlayer film.
    [0102] The meritorious effects of the present invention are summarized as follows. [0102]
    [0103] As mentioned above, a structure comprising a stack of an inorganic insulating film of silicon oxide film, silicon nitride, organic insulating film of benzocyclobutene, polyimide and electrically conductive film of Al, polysilicon, etc. can be collectively formed by using only one etching mask in accordance with the inventive process for forming the etching mask and contact holes by using the same etching mask. [0103]
    [0104] The reason resides in that silicon carbide has enough etching selectivity relative to any of the inorganic insulating films of silicon oxide films, silicon nitride film, organic insulating film of polyimide, etc. and electrically conductive film of polysilicon, etc. since it is used as an etching mask. [0104]
    [0105] The present invention provides an advantage that the process for removing the etching mask which was used for forming contact holes can be eliminated to provide a simplified overall process. [0105]
    [0106] The reason resides in that no problem occurs even if SiC is not removed after the formation of the contact holes since SiC which is used as an etching mask in the present invention has enough insulating properties (volume resistivity: 1E14Ω cm or more). [0106]
    [0107] It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith. [0107]
    [0108] Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned. [0108]
    权利要求:
    Claims (13)
    [1" id="US-20010002731-A1-CLM-00001] 1. An etching mask for forming contact holes to connect wiring layers which sandwich an interlayer film therebetween, wherein said etching mask comprises silicon carbide.
    [2" id="US-20010002731-A1-CLM-00002] 2. An etching mask as defined in
    claim 1 , wherein said etching mask is an insulating film having a volume resistivity of 1E14 Ω cm or more.
    [3" id="US-20010002731-A1-CLM-00003] 3. A process for forming contact holes to connect wiring layers which sandwich an interlayer film therebetween comprising the steps of:
    (a) forming a thin film of silicon carbide on an inter layer film through which said contact holes will be formed;
    (b) forming a resist pattern on said silicon carbide film;
    (c) dry-etching exposed portions of said silicon carbide film using said resist pattern as a mask;
    (d) removing said resist pattern by dry or wet-etching; and
    (e) forming contact holes through said interlayer film using said silicon carbide film as a mask.
    [4" id="US-20010002731-A1-CLM-00004] 4. The process for forming contact holes as defined in
    claim 3 , wherein said interlayer film comprises a stacked layer structure including an inorganic insulating film and organic insulating film.
    [5" id="US-20010002731-A1-CLM-00005] 5. The process for forming contact holes as defined in
    claim 4 , wherein said interlayer film comprises a layer made of an electrically conductive film.
    [6" id="US-20010002731-A1-CLM-00006] 6. The process for forming contact holes as defined in
    claim 4 , wherein said inorganic insulating film comprises any one of silicon oxide film or silicon nitride film, and wherein said organic insulating film comprises any one selected from the group consisting of benzocyclobutene, polyimide, SiLK (trade name) and FLARE (trade name).
    [7" id="US-20010002731-A1-CLM-00007] 7. The process for forming contact holes as defined in
    claim 5 , wherein said inorganic insulating film comprises any one of silicon oxide film or silicon nitride film, and wherein said organic insulating film comprises any one selected from the group consisting of benzocyclobutene, polyimide, SiLK (trade name) and FLARE (trade name).
    [8" id="US-20010002731-A1-CLM-00008] 8. A semiconductor device comprising:
    wiring layers and at least one interlayer film,
    said wiring layers being disposed on and under the inter layer film, and connected to one another through contact holes which are formed to extend through said interlayer film, wherein an insulating film of silicon carbide is disposed between said inter layer film and said wiring layer disposed on said interlayer film.
    [9" id="US-20010002731-A1-CLM-00009] 9. A semiconductor device comprising:
    a semiconductor substrate;
    at least one a gate electrode and source/drain regions on said substrate; and
    a plurality of interlayer films and a plurality of wiring layers which are stacked on said gate electrode,
    said gate electrode(s) and said wiring layers being connected to one another through contact holes formed to extend through at least one interlayer film, wherein at least one of said contact holes extends through said interlayer films comprising inorganic and organic interlayer films.
    [10" id="US-20010002731-A1-CLM-00010] 10. A semiconductor device comprising:
    a semiconductor substrate;
    at least one gate electrode and source/drain regions thereon; and
    a plurality of interlayer films and a plurality of wiring layers which are stacked on said gate electrode,
    said gate electrode(s) and said wiring layers being connected to one another through contact holes formed to extend through said interlayer films,
    wherein at least one of said contact holes is formed to extend through a silicon nitride film which is disposed to cover said gate electrode(s) and one of said interlayer films which is deposited on said gate electrode.
    [11" id="US-20010002731-A1-CLM-00011] 11. The semiconductor device as defined in
    Claim 9 , wherein said contact holes are formed using an etching mask made of silicon carbide.
    [12" id="US-20010002731-A1-CLM-00012] 12. The semiconductor device as defined in
    claim 10 , wherein said contact holes are formed using an etching mask made of silicon carbide.
    [13" id="US-20010002731-A1-CLM-00013] 13. The semiconductor device as defined in
    claim 8 , wherein said contact holes have been formed using said silicon carbide film as an etching mask.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6559486B2|2003-05-06|Etching mask, process for forming contact holes using same, and semiconductor device made by the process
    US6140224A|2000-10-31|Method of forming a tungsten plug
    US5497016A|1996-03-05|Stacked dram poly plate capacitor
    US5976973A|1999-11-02|Method of making a semiconductor device having planarized insulating layer
    JP4526736B2|2010-08-18|Method for forming semiconductor device
    KR20020037684A|2002-05-22|Method of manufacturing semiconductor device
    KR100799125B1|2008-01-29|Method for manufacturing a semiconductor device having a capacitor
    JPH0846173A|1996-02-16|Semiconductor device and manufacture of the same
    KR20020096381A|2002-12-31|Method for forming the contact plug of semiconductor device
    KR100653983B1|2006-12-05|Method for forming the storage node contact
    US5895264A|1999-04-20|Method for forming stacked polysilicon
    JPH09129730A|1997-05-16|Manufacture of semiconductor device
    KR19990082907A|1999-11-25|Semiconductor device and method of manufacturing the same
    KR20020084596A|2002-11-09|Method for fabricating capacitor
    JPH06267907A|1994-09-22|Dry etching
    KR100597097B1|2006-07-04|Method for fabricating MIM capacitor of semiconductor device
    KR100382542B1|2003-05-01|method for manufacturing of semiconductor device
    KR20090067606A|2009-06-25|Method for forming a capacitor in semiconductor device
    KR100668733B1|2007-02-05|Method of forming via contact hole in semiconductor devices
    KR100831979B1|2008-05-26|Method for manufacturing semiconductor device prevented punch of plate
    KR0135837B1|1998-04-29|Fabrication method of semiconductor device to improve process margin of contact hole
    KR20080063895A|2008-07-08|Method for manufacturing of semiconductor device
    KR20010058825A|2001-07-06|Contact forming method of semiconductor device
    KR100195225B1|1999-06-15|Method of forming contact hole in semiconductor device
    KR100559036B1|2006-03-10|Method for forming metalline in semiconductor device
    同族专利:
    公开号 | 公开日
    US6559486B2|2003-05-06|
    JP2001160547A|2001-06-12|
    US6617245B2|2003-09-09|
    KR20010061980A|2001-07-07|
    JP3430091B2|2003-07-28|
    US20020115310A1|2002-08-22|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20040077175A1|2002-10-21|2004-04-22|Applied Materials, Inc.|Barc shaping for improved fabrication of dual damascene integrated circuit features|
    US6737747B2|2002-01-15|2004-05-18|International Business Machines Corporation|Advanced BEOL interconnect structures with low-k PE CVD cap layer and method thereof|
    US20040173907A1|2002-01-15|2004-09-09|Tze-Chiang Chen|Bilayer HDP CVD / PE CVD cap in advanced BEOL interconnect structures and method thereof|
    US20050006761A1|2003-07-11|2005-01-13|Meng-Hung Chen|Bit line contact structure and fabrication method thereof|
    US20060113672A1|2004-12-01|2006-06-01|International Business Machines Corporation|Improved hdp-based ild capping layer|
    US20070023795A1|2005-07-15|2007-02-01|Kabushiki Kaisha Toshiba|Semiconductor device and method of fabricating the same|
    US20070281381A1|2006-05-31|2007-12-06|Georgia Tech Research Corporation|Method for sealing and backside releasing of microelectromechanical systems|
    US20080268655A1|2004-12-28|2008-10-30|Glenn Gale|Method for Manufacturing Semiconductor Device|
    US7757393B2|2005-06-03|2010-07-20|Georgia Tech Research Corporation|Capacitive microaccelerometers and fabrication methods|
    US8372677B2|2006-05-10|2013-02-12|Qualtre, Inc.|Three-axis accelerometers and fabrication methods|
    US20160020106A1|2014-07-18|2016-01-21|Semiconductor Manufacturing InternationalCorporation|Mask and method for manufacturing semiconductor device|GB1548520A|1976-08-27|1979-07-18|Tokyo Shibaura Electric Co|Method of manufacturing a semiconductor device|
    US5182624A|1990-08-08|1993-01-26|Minnesota Mining And Manufacturing Company|Solid state electromagnetic radiation detector fet array|
    US5357586A|1991-05-16|1994-10-18|The Nordschow/Wright Loudspeaker Company|Flow-through air-cooled loudspeaker system|
    KR960009100B1|1993-03-02|1996-07-10|Hyundai Electronics Ind|Manufacturing method of minute contact hole for highly integrated device|
    US5565384A|1994-04-28|1996-10-15|Texas Instruments Inc|Self-aligned via using low permittivity dielectric|
    US5818071A|1995-02-02|1998-10-06|Dow Corning Corporation|Silicon carbide metal diffusion barrier layer|
    JP2845176B2|1995-08-10|1999-01-13|日本電気株式会社|Semiconductor device|
    JP3409984B2|1996-11-14|2003-05-26|東京エレクトロン株式会社|Semiconductor device and method of manufacturing semiconductor device|
    US6136700A|1996-12-20|2000-10-24|Texas Instruments Incorporated|Method for enhancing the performance of a contact|
    JP3637725B2|1997-04-16|2005-04-13|ソニー株式会社|Manufacturing method of semiconductor device|
    JPH1131678A|1997-07-10|1999-02-02|Sony Corp|Manufacture of semiconductor device|
    DE69817518D1|1997-07-10|2003-10-02|St Microelectronics Srl|Method for producing an integrated circuit structure by removing a sacrificial layer|
    JP4094090B2|1997-07-23|2008-06-04|Ｔｄｋ株式会社|Manufacturing method of magnetic sensor|
    EP0911697A3|1997-10-22|1999-09-15|Interuniversitair Microelektronica Centrum Vzw|A fluorinated hard mask for micropatterning of polymers|
    JPH11140870A|1997-11-10|1999-05-25|Nkk Corp|Winged screwed steel pipe pile|
    US6103590A|1997-12-12|2000-08-15|Texas Instruments Incorporated|SiC patterning of porous silicon|
    US6174800B1|1998-09-08|2001-01-16|Taiwan Semiconductor Manufacturing Company|Via formation in a poly inter metal dielectric layer|
    US5956594A|1998-11-02|1999-09-21|Vanguard International Semiconductor Corporation|Method for simultaneously forming capacitor plate and metal contact structures for a high density DRAM device|
    US6211561B1|1998-11-16|2001-04-03|Conexant Systems, Inc.|Interconnect structure and method employing air gaps between metal lines and between metal layers|
    US6022776A|1999-04-07|2000-02-08|Worldwide Semiconductor Manufacturing Corporation|Method of using silicon oxynitride to improve fabricating of DRAM contacts and landing pads|
    JP5156155B2|1999-10-13|2013-03-06|アプライドマテリアルズインコーポレイテッド|Method for manufacturing a semiconductor integrated circuit|JP2001168092A|1999-01-08|2001-06-22|Toshiba Corp|Semiconductor device and its manufacturing method|
    US6831018B2|2001-08-21|2004-12-14|Matsushita Electric Industrial Co., Ltd.|Method for fabricating semiconductor device|
    JP2003203973A|2002-01-08|2003-07-18|Mitsubishi Electric Corp|Semiconductor device and method for manufacturing semiconductor device|
    US6849504B2|2002-06-27|2005-02-01|Macronix International Co., Ltd|Method for fabricating flash memory|
    US7367114B2|2002-08-26|2008-05-06|Littelfuse, Inc.|Method for plasma etching to manufacture electrical devices having circuit protection|
    US7329953B2|2003-10-29|2008-02-12|Taiwan Semiconductor Manufacturing Co., Ltd.|Structure for reducing leakage currents and high contact resistance for embedded memory and method for making same|
    KR100680948B1|2004-07-21|2007-02-08|주식회사 하이닉스반도체|Method for manufacturing storage node contact of semiconductor device|
    US7601646B2|2004-07-21|2009-10-13|International Business Machines Corporation|Top-oxide-early process and array top oxide planarization|
    JP4615290B2|2004-11-16|2011-01-19|東京エレクトロン株式会社|Plasma etching method|
    JP4867157B2|2004-11-18|2012-02-01|ソニー株式会社|High frequency transistor design method and high frequency transistor having multi-finger gate|
    US7875547B2|2005-01-12|2011-01-25|Taiwan Semiconductor Manufacturing Co., Ltd.|Contact hole structures and contact structures and fabrication methods thereof|
    JP5656010B2|2009-12-04|2015-01-21|ノベラス・システムズ・インコーポレーテッドＮｏｖｅｌｌｕｓ Ｓｙｓｔｅｍｓ Ｉｎｃｏｒｐｏｒａｔｅｄ|Method for forming hard mask film and apparatus for forming hard mask film|
    JP2012169316A|2011-02-10|2012-09-06|Think Laboratory Co Ltd|Base material with etching mask and manufacturing method thereof|
    US10325773B2|2012-06-12|2019-06-18|Novellus Systems, Inc.|Conformal deposition of silicon carbide films|
    US10832904B2|2012-06-12|2020-11-10|Lam Research Corporation|Remote plasma based deposition of oxygen doped silicon carbide films|
    US10211310B2|2012-06-12|2019-02-19|Novellus Systems, Inc.|Remote plasma based deposition of SiOC class of films|
    US9337068B2|2012-12-18|2016-05-10|Lam Research Corporation|Oxygen-containing ceramic hard masks and associated wet-cleans|
    US9234276B2|2013-05-31|2016-01-12|Novellus Systems, Inc.|Method to obtain SiC class of films of desired composition and film properties|
    US10297442B2|2013-05-31|2019-05-21|Lam Research Corporation|Remote plasma based deposition of graded or multi-layered silicon carbide film|
    US20160314964A1|2015-04-21|2016-10-27|Lam Research Corporation|Gap fill using carbon-based films|
    US9847221B1|2016-09-29|2017-12-19|Lam Research Corporation|Low temperature formation of high quality silicon oxide films in semiconductor device manufacturing|
    US10002787B2|2016-11-23|2018-06-19|Lam Research Corporation|Staircase encapsulation in 3D NAND fabrication|
    US9837270B1|2016-12-16|2017-12-05|Lam Research Corporation|Densification of silicon carbide film using remote plasma treatment|
    US9929203B1|2017-04-27|2018-03-27|Taiwan Semiconductor Manufacturing Co., Ltd.|Semiconductor device and method for fabricating thereof|
    法律状态:
    2000-11-30| AS| Assignment|Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UEDA, YASUHIKO;REEL/FRAME:011312/0176 Effective date: 20001121 |
    2003-02-28| AS| Assignment|Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013797/0092 Effective date: 20021101 |
    2006-10-13| FPAY| Fee payment|Year of fee payment: 4 |
    2010-10-06| FPAY| Fee payment|Year of fee payment: 8 |
    2010-11-18| AS| Assignment|Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025375/0918 Effective date: 20100401 |
    2014-12-12| REMI| Maintenance fee reminder mailed|
    2015-05-06| LAPS| Lapse for failure to pay maintenance fees|
    2015-06-01| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2015-06-23| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20150506 |
    2020-06-05| AS| Assignment|Owner name: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:ACACIA RESEARCH GROUP LLC;AMERICAN VEHICULAR SCIENCES LLC;BONUTTI SKELETAL INNOVATIONS LLC;AND OTHERS;REEL/FRAME:052853/0153 Effective date: 20200604 |
    2020-07-08| AS| Assignment|Owner name: LIFEPORT SCIENCES LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: LIMESTONE MEMORY SYSTEMS LLC, CALIFORNIA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: MOBILE ENHANCEMENT SOLUTIONS LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: AMERICAN VEHICULAR SCIENCES LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: UNIFICATION TECHNOLOGIES LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: R2 SOLUTIONS LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: CELLULAR COMMUNICATIONS EQUIPMENT LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: PARTHENON UNIFIED MEMORY ARCHITECTURE LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: ACACIA RESEARCH GROUP LLC, NEW YORK Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: SUPER INTERCONNECT TECHNOLOGIES LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: NEXUS DISPLAY TECHNOLOGIES LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: MONARCH NETWORKING SOLUTIONS LLC, CALIFORNIA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: TELECONFERENCE SYSTEMS LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: STINGRAY IP SOLUTIONS LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: SAINT LAWRENCE COMMUNICATIONS LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: BONUTTI SKELETAL INNOVATIONS LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 Owner name: INNOVATIVE DISPLAY TECHNOLOGIES LLC, TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:053654/0254 Effective date: 20200630 |
    2021-03-02| AS| Assignment|Owner name: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED ON REEL 052853 FRAME 0153. ASSIGNOR(S) HEREBY CONFIRMS THE PATENT SECURITY AGREEMENT;ASSIGNOR:ACACIA RESEARCH GROUP LLC;REEL/FRAME:056775/0066 Effective date: 20200604 |
    2021-06-10| AS| Assignment|Owner name: ACACIA RESEARCH GROUP LLC, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 053654 FRAME: 0254. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:STARBOARD VALUE INTERMEDIATE FUND LP;REEL/FRAME:057454/0045 Effective date: 20200630 |
    优先权:
    申请号 | 申请日 | 专利标题
    JP11-342031||1999-12-01||
    JP34203199A|JP3430091B2|1999-12-01|1999-12-01|Etching mask, method of forming contact hole using etching mask, and semiconductor device formed by the method|US10/103,687| US6617245B2|1999-12-01|2002-03-25|Etching mask, process for forming contact holes using same, and semiconductor device made by the process|
    [返回顶部]