• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A semiconductor device includes a semiconductor substrate having a first conductive type impurity, a well having a second conductive type impurity formed in a predetermined region of the semiconductor substrate, a plurality of field oxide layer formed on an upper surface of the semiconductor substrate having the first conductive type impurity and the well having the second conductive type impurity, a gate electrode formed on corresponding portions of the field oxide layer and the well, and a lightly doped first impurity region formed in the well between the gate electrode and the first conductive type impurity region and surrounding the first conductive impurity region from sides and lower portions thereof and relatively lightly doped in comparison to the first conductive type impurity region. The device includes a junction of the lightly doped first impurity region surrounding the first conductive type impurity region is relatively deep in comparison to a junction of the lightly doped first impurity region below the field oxide layer, thereby sufficiently relieving electric field and preventing a hot carrier generation and heightening a junction breakdown voltage.
    公开号:US20010000288A1
    申请号:US09/729,081
    申请日:2000-12-05
    公开日:2001-04-19
    发明作者:Han Oh
    申请人:Hyundai Electronics Industries Co Ltd；
    IPC主号:H01L29-0847
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The present invention relates to a semiconductor device, and more particularly, to a semiconductor device and fabrication method thereof which increases a junction breakdown voltage and improves a snap-back characteristic thereof.
    [3] 3. 2. Description of the Background Art
    [4] 4. An integrated circuit unified within a single chip with regard to a control function and a driving function is referred to as a smart power device. An output terminal of the smart power device includes a high power transistor operating at a high voltage of about 15-80V, and a logic unit includes a normal transistor operating at a low voltage of about 5V. Such smart power devices are employed to drive a display apparatus such as LCD (liquid crystal display), and HDTV (high definition TV).
    [5] 5. A high power transistor of the smart power device is formed such that a lightly doped region (or, called as drift region) which is lightly doped between a drain and a channel region, compared to the drain.
    [6] 6.FIG. 1 is a cross-sectional view illustrating a high power semiconductor device unit of a smart power device according to the conventional art. Therein, a p-channel transistor is shown but an n-channel transistor has the same structure. That is, the conductive type of impurities or ions is opposite and the structure remains identical.
    [7] 7. As shown therein, an n-type well 110 is formed in a p-type semiconductor substrate 100. A plurality of field oxide layers 101 are formed on the p-type semiconductor substrate 100 and the n-type well 110. A gate electrode 102 is formed to cover a predetermined portion of the upper surface of the field oxide layer 101 and the n-type well 110. In the n-type well 100 at the sides of the gate electrode 102 there are formed p+ type impurity layers 103 a, 103 b. The p+ type impurity layer 103 a is formed adjacent to an end portion of the gate electrode 102, and the p+ type impurity layer 103 a is formed at an end portion of the field oxide layer 101 with the gate electrode 102 laid thereon and spaced from the end portion of the gate electrode 102.
    [8] 8. The p+ type impurity layer 103 b distanced from the gate electrode 102 is a drain. Also, a p− type impurity layer 104 which is a lightly doped impurity layer in comparison to the source/drain 103 a, 103 b is extended from a certain point between the field oxide film 101 and the source 103 a to an end portion of the drain 103 b and covers the drain 103 b from bottom and side surfaces thereof. Also, the junction depth of the drift layer 104 remains constant at respective sides of the source and drain. The drift layer serves as a buffer layer when a high electric field is applied to the drain side, thereby preventing a junction breakdown and restraining a hot carrier effect from generating.
    [9] 9. However, the semiconductor device as shown in FIG. 1 has disadvantages. That is, since the junction depth of the drift layer is constant, the thickness D1 of the drift layer beneath the drain is relatively thin compared to the thickness D2 of the drift layer beneath the field oxide layer. Accordingly, when high power is applied to the drain region, the electric field loaded at the drain is not sufficiently relieved. Therefore, a junction breakdown easily occurs at the drain region, and the breakdown voltage is relatively low. Further, the snap-back voltage is low due to the hot carrier generation, thereby deteriorating reliability of the semiconductor device. SUMMARY OF THE INVENTION
    [10] 10. The present invention is directed to overcoming the conventional disadvantages.
    [11] 11. Therefore, it is an object of the present invention to provide a semiconductor device wherein a drift layer of a portion of a drain region and a field oxide layer edge having a strong electric field is formed deeper than a drift layer of the other portion thereof, thereby sufficiently relieving electric field and preventing a hot carrier generation as well as improving product reliability.
    [12] 12. To achieve the above-described object, there is provided a semiconductor device according to the present invention which includes a semiconductor substrate having a first conductive type impurity, a well having a second conductive type impurity formed in a predetermined region of the semiconductor substrate, a plurality of field oxide layer formed on an upper surface of the semiconductor substrate having the first conductive type impurity and the well having the second conductive type impurity, a gate electrode formed on corresponding portions of the field oxide layer and the well, and a lightly doped first impurity region formed in the well between the gate electrode and the first conductive type impurity region and surrounding the first conductive impurity region from sides and lower portions thereof and relatively lightly doped in comparison to the first conductive type impurity region, wherein the device includes a junction of the lightly doped first impurity region surrounding the first conductive type impurity region is relatively deep in comparison to a junction of the lightly doped first impurity region below the field oxide layer.
    [13] 13. Further, to achieve the above-described object, there is provided a semiconductor device fabrication method according to the present invention which includes the steps of forming a second conductive type well on a predetermined portion of a first conductive type semiconductor substrate, forming a plurality of field oxide layers on the semiconductor substrate and the well, forming a mask on the semiconductor substrate and the well so as to form a first conductive impurity layer in the well, forming a first conductive type impurity layer by implanting and annealing first conductive type impurity ions in the well using the mask, removing the mask, forming a gate electrode on the field oxide layer, the drift layer and the well, and forming a source in the well adjacent to an end portion of the gate electrode and a drain in the first conductive type impurity layer at an end portion of the field oxide layer adjacent to the other end portion of the gate electrode.
    [14] 14. The features and advantages of the present invention will become more readily apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific example, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description. BRIEF DESCRIPTION OF THE DRAWINGS
    [15] 15. The present invention will become better understood with reference to the accompanying drawings which are given only by way of illustration and thus are not limitative of the present invention, wherein:
    [16] 16.FIG. 1 is a cross-sectional view illustrating the structure of a conventional semiconductor device;
    [17] 17.FIG. 2 is a cross-sectional view illustrating the structure of a semiconductor device according to the present invention; and
    [18] 18.FIGS. 3A-3E are cross-sectional views illustrating the fabrication method of a semiconductor device according to the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [19] 19.FIG. 2 is a cross-sectional view of the semiconductor device according to the present invention, wherein a p-channel transistor is shown. In case of n-channel transistor, a conductive type is opposite but the structure is identical to that of P-channel transistor.
    [20] 20. As shown therein, an n-type well 210 is formed in a p-type semiconductor substrate 200. A plurality of field oxide layers 201 are formed on the p-type semiconductor substrate 200 and the n-type well 210. A gate electrode 202 is formed on the n-type well 210 and the field oxide layer 201 provided on the n-type well 210. That is, a portion of the gate electrode 202 is slantingly stepped and stretched on the field oxide layer 201 and another portion thereof is formed on the n-type well 210. In the n-type well 210 at each side of the gate electrode 202 there are formed p+ type impurity layers 203 a, 203 b, wherein the p+ type impurity layer 203 a is formed adjacent to an end portion of the gate electrode on the n-type well 210 and the p+ type impurity layer 203 b is formed spaced from another end portion of the gate electrode on the field oxide layer 210. That is, it is formed adjacent to an end portion of the field oxide layer 201 having the gate electrode 202 formed thereon. The p+ type impurity layers 203 a, 203 b are source and drain, respectively. Also, a p− type impurity layer 204 serving as a lightly doped impurity layer with a light density compared to the source and drain 203 a, 203 b is formed in the n-type well 210, whereby it is extended from a point between the field oxide layer 201 and the source 203 a to an outside portion of the drain 203 b. Specifically, the lightly doped impurity layer 204 surrounds the drain 203 b.
    [21] 21. The lightly doped impurity layer 204 is referred to as a drift layer and an pn junction depth of the drift layer 204 is relatively deep compared to the other portion near the end portion of the field oxide layer 201 and the drain 203 b, and the pn junction is shallower than the drain proximity at the central portion of the field oxide layer. In the n-type well 210 adjacent to the source 203 c there is formed an n-type impurity layer 205. The n-type impurity layer 205 is a contact portion of the n-type well 210.
    [22] 22. In the semiconductor device according to the present invention, since there is provided a sufficient junction depth of the drift layer at a proximity of the drain and near an edge portion of the field oxide layer where electric field is strong, it is possible to improve a snap-back current characteristic by sufficiently relieving the electric field of the drain region and restraining a hot carrier generation while increasing a junction breakdown voltage.
    [23] 23. The fabrication method of a semiconductor device according to the present invention will now be described.
    [24] 24. First, as shown in FIG. 3A, a pad oxide layer 301 is formed on a p-type semiconductor substrate 300 and a silicon nitride pattern 302 is formed on the pad oxide layer 301. The silicon nitride pattern 302 is formed so as to correspond to an active region of the semiconductor substrate. The silicon nitride pattern 302 serves as an anti-oxide layer in an oxidation process of the semiconductor substrate.
    [25] 25. Next, as shown in FIG. 3B, the semiconductor substrate 300 is oxidated using the silicon nitride pattern 302 as a mask so as to form a thick field oxide layer 303 on a portion where the silicon nitride pattern 302 is not covered. Then, the silicon nitride pattern 302 is removed and an n-well mask 304 is covered over the semiconductor substrate 300 with the exception of a portion saved for an n-type well formation. The n-well mask 304 is used as a mask and n-type ions, for example, As or P ions are implanted into the semiconductor substrate 300. As shown in FIG. 3B, a portion 305 along a dotted line in the semiconductor substrate 300 is implanted by As or P ions.
    [26] 26. Then, the semiconductor substrate 300 is annealed and the n-type ions implanted into the semiconductor substrate is driven-in toward a lower portion of the semiconductor substrate, thereby forming an n-type well 306 as shown in FIG. 3C. The n-well mask 304 is removed and a drift mask 307 is formed so as to form a lightly doped p-type impurity region serving as a drift region. Using the drift mask 307, p-type ion, for example, B ions are implanted into the semiconductor substrate 300.
    [27] 27. As shown in FIG. 3C, the B ions are implanted along the dotted line 308 and the ion implantation is shallow at a lower portion of the field oxide layer 303, whereas it is deep at the active region where it is not covered with the field oxide layer 303. That is, at the portion where the field oxide layer is covered, the ion implantation is interrupted due to a thick field oxide layer 303 during the ion implantation so that the ions are not deep implanted into the semiconductor substrate.
    [28] 28. As shown in FIG. 3E, a gate oxide layer 310 is formed on a portion of the active region of the semiconductor substrate 300. Next, a conductive layer, for example, a polysilicon layer is formed on an upper front surface of the semiconductor substrate 300. Then, a mask (not shown) is formed to form a source/drain, that is, a p+ type impurity layer, and a source 313 a and a drain 313 b are formed in the n-type well 306 at each side portion of the gate electrode 312 using the mask. The drain 313 b is formed in the drift region 309, especially at a deep junction of the drift region 309. Then, an n+ type impurity layer 314 is formed adjacent to the source 313 b.
    [29] 29. As described above, in the high power semiconductor device according to the present invention, a junction depth of the drift layer is locally different. In particular, the junction beneath the drain region and the field oxide layer where electric field is concentrated is provided to be deeper than the junction of other portions, so that the electric field is sufficiently relieved, thereby preventing a hot carrier generation and heightening a junction breakdown voltage.
    [30] 30. A field oxide layer was conventionally formed after forming a drift layer but the field oxide layer according to the present invention is formed and then an ion implantation is carried out for the drift layer formation. Since the semiconductor device fabrication method according to the present invention does not change the conventional process in form of increasing processing steps, there is not required an additional cost or introduction of new apparatus, so that the conventional equipment can be employed without change. Further, a mask is not used to form a locally different junction of a drift layer and instead a field oxide layer is used in self-alignment, thereby facilitating the process.
    [31] 31. As the present invention may be embodied in various forms without departing from the spirit of the essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within meets and bounds of the claims, or equivalences of such meets and bounds are therefore intended to be embraced by the appended claims.
    权利要求:
    Claims (10)
    [1" id="US-20010000288-A1-CLM-00001] 1. In a semiconductor device which includes:
    a semiconductor substrate having a first conductive type impurity;
    a well having a second conductive type impurity formed in a predetermined region of the semiconductor substrate;
    a plurality of field oxide layer formed on an upper surface of the semiconductor substrate having the first conductive type impurity and the well having the second conductive type impurity;
    a gate electrode formed on corresponding portions of the field oxide layer and the well; and
    a lightly doped first impurity region formed in the well between the gate electrode and the first conductive type impurity region and surrounding the first conductive impurity region from sides and lower portions thereof and relatively lightly doped in comparison to the first conductive type impurity region;
    the semiconductor device, comprising a junction of the lightly doped first impurity region surrounding the first conductive type impurity region is relatively deep in comparison to a junction of the lightly doped first impurity region below the field oxide layer.
    [2" id="US-20010000288-A1-CLM-00002] 2. The semiconductor device of
    claim 1 , wherein one of the first conductive type impurity regions is formed adjacent to an end portion of the gate electrode and the other thereof is spaced from the other end portion of the gate electrode.
    [3" id="US-20010000288-A1-CLM-00003] 3. The semiconductor device of
    claim 2 , wherein one of the first conductive type impurity regions is formed within the well at an end portion of the field oxide layer having the gate electrode provided thereon.
    [4" id="US-20010000288-A1-CLM-00004] 4. The semiconductor device of
    claim 1 , wherein the first conductive type and the second conductive type are opposite from each other.
    [5" id="US-20010000288-A1-CLM-00005] 5. The semiconductor device of
    claim 1 , wherein the first conductive impurity region surrounded by the lightly doped first conductive impurity region is a drain.
    [6" id="US-20010000288-A1-CLM-00006] 6. A semiconductor device fabrication method, comprising the steps of:
    forming a second conductive type well on a predetermined portion of a first conductive type semiconductor substrate;
    forming a plurality of field oxide layers on the semiconductor substrate and the well;
    forming a mask on the semiconductor substrate and the well so as to form a first conductive impurity layer in the well;
    forming a first conductive type impurity layer by implanting and annealing first conductive type impurity ions in the well using the mask;
    removing the mask;
    forming a gate electrode on the field oxide layer, the drift layer and the well; and
    forming a source in the well adjacent to an end portion of the gate electrode and a drain in the first conductive type impurity layer at an end portion of the field oxide layer adjacent to the other end portion of the gate electrode.
    [7" id="US-20010000288-A1-CLM-00007] 7. The method of
    claim 6 , wherein the second conductive type well formation method comprises the steps of:
    forming a pad oxide layer on the first conductive type semiconductor substrate;
    forming a silicon nitride pattern on the pad oxide layer;
    forming a well mask on the semiconductor substrate;
    ion-implanting second conductive type impurity ions into the first conductive type semiconductor substrate using the well mask; and
    annealing the first conductive type semiconductor substrate.
    [8" id="US-20010000288-A1-CLM-00008] 8. The method of
    claim 7 , wherein the formation method of the plurality of field oxide layers further comprises the step of oxidating the semiconductor substrate using the silicon nitride pattern as a mask after forming the silicon nitride pattern.
    [9" id="US-20010000288-A1-CLM-00009] 9. The method of
    claim 6 , wherein the first conductive type impurity layer has a light impurity ion density in comparison to the source and drain.
    [10" id="US-20010000288-A1-CLM-00010] 10. The method of
    claim 6 , wherein, in the formation of the first conductive type impurity layer, the first conductive impurity layer is deep at the portion covered with the field oxide layer and the first conductive type impurity layer is relatively shallow at the portion which is not covered with the field oxide layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6177321B1|2001-01-23|Semiconductor device and fabrication method thereof
    US7358567B2|2008-04-15|High-voltage MOS device and fabrication thereof
    US6518623B1|2003-02-11|Semiconductor device having a buried-channel MOS structure
    US7297604B2|2007-11-20|Semiconductor device having dual isolation structure and method of fabricating the same
    US6855581B2|2005-02-15|Method for fabricating a high-voltage high-power integrated circuit device
    US6144538A|2000-11-07|High voltage MOS transistor used in protection circuits
    US6448611B1|2002-09-10|High power semiconductor device and fabrication method thereof
    US7196375B2|2007-03-27|High-voltage MOS transistor
    US6010929A|2000-01-04|Method for forming high voltage and low voltage transistors on the same substrate
    EP0480635A1|1992-04-15|Thin film transistor and a method of manufacturing thereof
    JP2006286800A|2006-10-19|Semiconductor device
    JPH08264787A|1996-10-11|Edge termination method of power mosfet and its structure
    US7485925B2|2009-02-03|High voltage metal oxide semiconductor transistor and fabricating method thereof
    US20140199818A1|2014-07-17|Method for fabricating an esd protection device
    US10256340B2|2019-04-09|High-voltage semiconductor device and method for manufacturing the same
    KR0159141B1|1999-02-01|Semiconductor device having a plurality of impurity layers and manufacturing method thereof
    US7687363B2|2010-03-30|Method for manufacturing semiconductor device
    US5512769A|1996-04-30|High breakdown voltage semiconductor device and method of fabricating the same
    US7247909B2|2007-07-24|Method for forming an integrated circuit with high voltage and low voltage devices
    JPH10242454A|1998-09-11|Semiconductor device
    US6130133A|2000-10-10|Fabricating method of high-voltage device
    US20010002717A1|2001-06-07|Protection device and protection method for semiconductor device
    US6285059B1|2001-09-04|Structure for laterally diffused metal-oxide semiconductor
    KR100240881B1|2000-01-15|Mosfet and method for manufacturing the same
    KR20010003667A|2001-01-15|transistor for protecting ESD
    同族专利:
    公开号 | 公开日
    KR20000073374A|2000-12-05|
    US6476457B2|2002-11-05|
    US6177321B1|2001-01-23|
    KR100300069B1|2001-09-26|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    WO2004017395A1|2002-08-14|2004-02-26|Advanced Analogic Technologies, Inc.|Isolated complementary mos devices in epi-less substrate|
    US20070278612A1|2006-05-31|2007-12-06|Advanced Analogic Technologies, Inc.|Isolation structures for integrated circuits and modular methods of forming the same|
    US20070278568A1|2006-05-31|2007-12-06|Advanced Analogic Technologies, Inc.|High-voltage bipolar-CMOS-DMOS integrated circuit devices and modular methods of forming the same|
    US20070296046A1|2006-06-21|2007-12-27|Matsushita Electric Industrial Co., Ltd.|Semiconductor device and method of manufacture thereof|
    US20080197408A1|2002-08-14|2008-08-21|Advanced Analogic Technologies, Inc.|Isolated quasi-vertical DMOS transistor|
    US20080197446A1|2002-08-14|2008-08-21|Advanced Analogic Technologies, Inc.|Isolated diode|
    US20080213972A1|2002-08-14|2008-09-04|Advanced Analogic Technologies, Inc.|Processes for forming isolation structures for integrated circuit devices|
    US20080210980A1|2002-08-14|2008-09-04|Advanced Analogic Technologies, Inc.|Isolated CMOS transistors|
    US20080217699A1|2002-08-14|2008-09-11|Advanced Analogic Technologies, Inc.|Isolated Bipolar Transistor|
    US20080237782A1|2007-03-28|2008-10-02|Advanced Analogic Technologies, Inc.|Isolated rectifier diode|
    US20080237704A1|2007-03-28|2008-10-02|Advanced Analogic Technologies, Inc.|Isolated trench MOSFET|
    US20100133611A1|2002-08-14|2010-06-03|Advanced Analogic Technologies, Inc.|Isolated transistor|
    US7956391B2|2002-08-14|2011-06-07|Advanced Analogic Technologies, Inc.|Isolated junction field-effect transistor|
    US20110201171A1|2002-08-14|2011-08-18|Advanced Analogic Technologies, Inc.|Processes For Forming Isolation Structures For Integrated Circuit Devices|
    US20110220963A1|2010-03-09|2011-09-15|Taiwan Semiconductor Manufacturing Company, Ltd.|Method and apparatus of forming bipolar transistor device|
    US20140246762A1|2013-03-04|2014-09-04|Dongbu Hitek Co., Ltd.|Semiconductor device having deep wells and fabrication method thereof|
    US9263574B1|2014-11-07|2016-02-16|Vanguard International Semiconductor Corporation|Semiconductor device and method for fabricating the same|
    US20160181418A1|2014-12-19|2016-06-23|Mediatek Inc.|Semiconductor device and fabrication method thereof|
    US10084079B2|2015-06-16|2018-09-25|Samsung Electronics Co., Ltd.|Semiconductor device having a drift region with non-uniform impurity concentration profile|
    US20190305128A1|2018-04-03|2019-10-03|Vanguard International Semiconductor Corporation|Semiconductor structure and method for forming the same|EP0048480B1|1980-09-19|1985-01-16|Nec Corporation|Semiconductor photoelectric converter|
    JP2604777B2|1988-01-18|1997-04-30|松下電工株式会社|Manufacturing method of double diffusion type field effect semiconductor device.|
    NL8802219A|1988-09-09|1990-04-02|Philips Nv|METHOD FOR MANUFACTURING A SILICON BODY SEMICONDUCTOR DEVICE CONTAINING SEMICON IMPLANTS FOR SEMICONDUCTOR AREAS.|
    JP2660056B2|1989-09-12|1997-10-08|三菱電機株式会社|Complementary MOS semiconductor device|
    US5138420A|1989-11-24|1992-08-11|Mitsubishi Denki Kabushiki Kaisha|Semiconductor device having first and second type field effect transistors separated by a barrier|
    JP2668141B2|1989-11-29|1997-10-27|三菱電機株式会社|MIS type FET|
    KR920017285A|1991-02-13|1992-09-26|문정환|Structure of Solid State Imaging Device with Low Pinning Voltage|
    JP2965783B2|1991-07-17|1999-10-18|三菱電機株式会社|Semiconductor device and manufacturing method thereof|
    JP2697392B2|1991-07-30|1998-01-14|ソニー株式会社|Method of manufacturing complementary semiconductor device|
    JP2978345B2|1992-11-26|1999-11-15|三菱電機株式会社|Method for manufacturing semiconductor device|
    JP2997377B2|1993-01-06|2000-01-11|シャープ株式会社|Semiconductor device and manufacturing method thereof|
    US5274259A|1993-02-01|1993-12-28|Power Integrations, Inc.|High voltage transistor|
    JPH07235668A|1994-02-23|1995-09-05|Fuji Electric Co Ltd|Mos type transistor|
    US5512495A|1994-04-08|1996-04-30|Texas Instruments Incorporated|Method of manufacturing extended drain resurf lateral DMOS devices|
    KR0148296B1|1994-07-28|1998-12-01|문정환|Isolation method for semiconductor device|
    US5608253A|1995-03-22|1997-03-04|Advanced Micro Devices Inc.|Advanced transistor structures with optimum short channel controls for high density/high performance integrated circuits|
    US5719081A|1995-11-03|1998-02-17|Motorola, Inc.|Fabrication method for a semiconductor device on a semiconductor on insulator substrate using a two stage threshold adjust implant|
    US5966599A|1996-05-21|1999-10-12|Lsi Logic Corporation|Method for fabricating a low trigger voltage silicon controlled rectifier and thick field device|
    KR100190091B1|1996-09-25|1999-06-01|윤종용|Method for manufacturing esd protecting circuit of semiconductor device|
    US5747368A|1996-10-03|1998-05-05|Mosel Vitelic Inc.|Process for manufacturing CMOS device|
    US5963799A|1998-03-23|1999-10-05|Texas Instruments - Acer Incorporated|Blanket well counter doping process for high speed/low power MOSFETs|
    US5949112A|1998-05-28|1999-09-07|Lucent Technologies Inc.|Integrated circuits with tub-ties|
    US6111291A|1998-06-26|2000-08-29|Elmos Semiconductor Ag|MOS transistor with high voltage sustaining capability|
    US6069048A|1998-09-30|2000-05-30|Lsi Logic Corporation|Reduction of silicon defect induced failures as a result of implants in CMOS and other integrated circuits|US6710424B2|2001-09-21|2004-03-23|Airip|RF chipset architecture|
    US6855985B2|2002-09-29|2005-02-15|Advanced Analogic Technologies, Inc.|Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology|
    JP4387119B2|2003-03-27|2009-12-16|三菱電機株式会社|Semiconductor device|
    DE102004009521B4|2004-02-27|2020-06-10|Austriamicrosystems Ag|High-voltage PMOS transistor, mask for manufacturing a tub and method for manufacturing a high-voltage PMOS transistor|
    US7180132B2|2004-09-16|2007-02-20|Fairchild Semiconductor Corporation|Enhanced RESURF HVPMOS device with stacked hetero-doping RIM and gradual drift region|
    JP4777676B2|2005-03-23|2011-09-21|本田技研工業株式会社|Junction type semiconductor device and method of manufacturing junction type semiconductor device|
    KR100788376B1|2006-09-13|2008-01-02|동부일렉트로닉스 주식회사|Method for forming semiconductor device|
    US20100270614A1|2009-04-22|2010-10-28|Stmicroelectronics S.R.L.|Process for manufacturing devices for power applications in integrated circuits|
    KR20180006578A|2016-07-08|2018-01-18|삼성전자주식회사|Semiconductor devices|
    法律状态:
    2002-10-17| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2004-10-12| AS| Assignment|Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.;REEL/FRAME:015242/0899 Effective date: 20010329 |
    2005-01-10| AS| Assignment|Owner name: MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:016216/0649 Effective date: 20041004 |
    2005-03-25| AS| Assignment|Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUS Free format text: SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530 Effective date: 20041223 |
    2006-04-07| FPAY| Fee payment|Year of fee payment: 4 |
    2010-03-31| FPAY| Fee payment|Year of fee payment: 8 |
    2010-06-22| AS| Assignment|Owner name: MAGNACHIP SEMICONDUCTOR LTD.,KOREA, DEMOCRATIC PEO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION;REEL/FRAME:024563/0807 Effective date: 20100527 |
    2014-03-21| FPAY| Fee payment|Year of fee payment: 12 |
    2014-11-25| AS| Assignment|Owner name: MAGNACHIP SEMICONDUCTOR LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE BY SECURED PARTY;ASSIGNOR:US BANK NATIONAL ASSOCIATION;REEL/FRAME:034469/0001 Effective date: 20100527 |
    优先权:
    申请号 | 申请日 | 专利标题
    KR1019990016625A|KR100300069B1|1999-05-10|1999-05-10|Semiconductor device and fabrication method of thereof|
    KR99-16625||1999-05-10||
    KR16625/1999||1999-05-10||
    US09/326,218|US6177321B1|1999-05-10|1999-06-03|Semiconductor device and fabrication method thereof|
    US09/729,081|US6476457B2|1999-05-10|2000-12-05|Semiconductor device with drift layer|US09/729,081| US6476457B2|1999-05-10|2000-12-05|Semiconductor device with drift layer|
    [返回顶部]