• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Disclosed in the present invention is a drive compensation circuit, comprising: a first temporary storage unit, a second temporary storage unit, a gating unit, an electric displacement converter, a digital-to-analog conversion unit and an amplification unit; the first temporary storage unit and the second temporary storage unit are respectively connected to the gating unit, while the gating unit, the electric displacement converter, the digital-to-analog conversion unit and the amplification unit are connected in sequence.
    公开号:EP3703043A1
    申请号:EP17929435.0
    申请日:2017-11-16
    公开日:2020-09-02
    发明作者:Zhenling WANG；Tai-Jiun Hwang
    申请人:Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd；
    IPC主号:G09G3-00
    专利说明:
    [0001] The present disclosure relates to a technological field of liquid crystal displays, and more particularly to a drive compensation circuit and a data drive device. BACKGROUND OF THE INVENTION
    [0002] Please refer to FIG. 1. FIG. 1 illustrates a drive compensation circuit in the prior art. When one data drive voltage is provided for one data line, two different data voltages are required for a transistor T1 to compensate a threshold voltage Vth of the transistor T1. A frequency of a MINI LVDS of a conventional data drive chip is lower. A compensation method is to decrease a frame rate and then to provide a MINI CLK, thereby compensating the Vth of the transistor T1. However, the method cannot meet the demand for mass production.
    [0003] Consequently, defects exists in the prior art and urgently need to be improved. SUMMARY OF THE INVENTION
    [0004] An objective of the present disclosure is to provide a drive compensation circuit and a data drive device having a beneficial effect of effectively compensating a drive voltage of a data drive unit.
    [0005] To solve the above-mentioned problem, technical schemes provided by the present disclosure are as follows.
    [0006] The present disclosure provides a drive compensation circuit including a first register unit, a second register unit, a selection unit, a voltage level shifter, a digital-to-analog conversion unit, and an amplification unit.
    [0007] The first register unit and the second register unit are respectively connected to the selection unit. The selection unit, the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit are connected in sequence.
    [0008] The first register unit is configured to acquire and store a first compensation signal.
    [0009] The second register unit is configured to acquire and store a second compensation signal.
    [0010] The selection unit is configured to selectively connect the first register unit or the second register unit to the voltage level shifter. The voltage level shifter processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit. The digital-to-analog conversion unit converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal. The amplification unit amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation. The amplification unit is an analog buffer amplifier. The selection unit is a switch chip.
    [0011] In the drive compensation circuit of the present disclosure, the first register unit includes a first receiver, a first shift register, and a first data register. The first receiver, the first shift register, and the first data register are connected in sequence.
    [0012] In the drive compensation circuit of the present disclosure, the second register unit includes a second receiver, a second shift register, and a second data register. The second receiver, the second shift register, and the second data register are connected in sequence.
    [0013] In the drive compensation circuit of the present disclosure, the first receiver and the second receiver are Mini-LVDS receivers.
    [0014] The drive compensation circuit of the present disclosure further includes a frame memory. The frame memory stores the first compensation signal and the second compensation signal.
    [0015] In the drive compensation circuit of the present disclosure, the first data register has a first control port configured to access a first control signal STB1, the second data register has a second control port configured to access a second control signal STB2, and the selection unit has a third control port configured to access a third control signal DS.
    [0016] When the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register. When the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register.
    [0017] When the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register is transmitted to data lines after being processed by the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit.
    [0018] When the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register. When the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    [0019] The present disclosure further provides a drive compensation circuit including a first register unit, a second register unit, a selection unit, a voltage level shifter, a digital-to-analog conversion unit, and an amplification unit.
    [0020] The first register unit and the second register unit are respectively connected to the selection unit. The selection unit, the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit are connected in sequence.
    [0021] The first register unit is configured to acquire and store a first compensation signal.
    [0022] The second register unit is configured to acquire and store a second compensation signal.
    [0023] The selection unit is configured to selectively connect the first register unit or the second register unit to the voltage level shifter. The voltage level shifter processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit. The digital-to-analog conversion unit converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal. The amplification unit amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation.
    [0024] In the drive compensation circuit of the present disclosure, the first register unit includes a first receiver, a first shift register, and a first data register. The first receiver, the first shift register, and the first data register are connected in sequence.
    [0025] In the drive compensation circuit of the present disclosure, the second register unit includes a second receiver, a second shift register, and a second data register. The second receiver, the second shift register, and the second data register are connected in sequence.
    [0026] In the drive compensation circuit of the present disclosure, the first receiver and the second receiver are Mini-LVDS receivers.
    [0027] The drive compensation circuit of the present disclosure further includes a frame memory. The frame memory stores the first compensation signal and the second compensation signal.
    [0028] In the drive compensation circuit of the present disclosure, the first data register has a first control port configured to access a first control signal STB1, the second data register has a second control port configured to access a second control signal STB2, and the selection unit has a third control port configured to access a third control signal DS.
    [0029] When the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register. When the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register.
    [0030] When the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register is transmitted to data lines after being processed by the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit.
    [0031] When the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register. When the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    [0032] An embodiment of the present disclosure further provides a data drive device including a data drive unit and a drive compensation circuit. The data drive unit and the drive compensation circuit are connected to data lines.
    [0033] The drive compensation circuit includes a first register unit, a second register unit, a selection unit, a voltage level shifter, a digital-to-analog conversion unit, and an amplification unit.
    [0034] The first register unit and the second register unit are respectively connected to the selection unit. The selection unit, the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit are connected in sequence.
    [0035] The first register unit is configured to acquire and store a first compensation signal.
    [0036] The second register unit is configured to acquire and store a second compensation signal.
    [0037] The selection unit is configured to selectively connect the first register unit or the second register unit to the voltage level shifter. The voltage level shifter processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit. The digital-to-analog conversion unit converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal. The amplification unit amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation.
    [0038] In the data drive device of the present disclosure, the first register unit includes a first receiver, a first shift register, and a first data register. The first receiver, the first shift register, and the first data register are connected in sequence.
    [0039] In the data drive device of the present disclosure, the second register unit includes a second receiver, a second shift register, and a second data register. The second receiver, the second shift register, and the second data register are connected in sequence.
    [0040] In the data drive device of the present disclosure, the first receiver and the second receiver are Mini-LVDS receivers.
    [0041] The data drive device of the present disclosure further includes a frame memory. The frame memory stores the first compensation signal and the second compensation signal.
    [0042] In the data drive device of the present disclosure, the first data register has a first control port configured to access a first control signal STB1, the second data register has a second control port configured to access a second control signal STB2, and the selection unit has a third control port configured to access a third control signal DS.
    [0043] When the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register. When the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register.
    [0044] When the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register is transmitted to data lines after being processed by the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit.
    [0045] When the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register. When the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    [0046] The embodiments of the present disclosure have a beneficial effect of effectively compensating a drive voltage of a data drive unit. BRIEF DESCRIPTION OF THE DRAWINGS
    [0047] FIG. 1 illustrates a drive compensation circuit in the prior art. FIG. 2 illustrates a structural diagram of a drive compensation circuit in accordance with a preferred embodiment of the present disclosure. FIG. 3 illustrates a detailed circuit diagram of a drive compensation circuit in accordance with a preferred embodiment of the present disclosure. FIG. 4 illustrates a signal timing diagram in accordance with an embodiment of the present disclosure.DETAILED DESCRIPTION OF THE INVENTION
    [0048] The following embodiments are referring to the accompanying drawings for exemplifying specific implementable embodiments of the present disclosure. Furthermore, directional terms described by the present disclosure, such as upper, lower, front, back, left, right, inner, outer, side, etc., are only directions by referring to the accompanying drawings, and thus the used directional terms are used to describe and understand the present disclosure, but the present disclosure is not limited thereto.
    [0049] In the drawings, elements with similar structures are labeled with like reference numerals.
    [0050] Please refer to FIG. 2. FIG. 2 illustrates a structural diagram of a drive compensation circuit in accordance with a preferred embodiment of the present disclosure. The drive compensation circuit includes a first register unit 10, a second register unit 20, a selection unit 30, a voltage level shifter 40, a digital-to-analog conversion unit 50, and an amplification unit 60. The first register unit 20 and the second register unit 30 are respectively connected to the selection unit 30. The selection unit 30, the voltage level shifter 40, the digital-to-analog conversion unit 50, and the amplification unit 60 are connected in sequence.
    [0051] The first register unit 10 is configured to acquire and store a first compensation signal.
    [0052] The second register unit 20 is configured to acquire and store a second compensation signal.
    [0053] The selection unit 30 is configured to selectively connect the first register unit 10 or the second register unit 20 to the voltage level shifter 40. The voltage level shifter 40 processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit 50. The digital-to-analog conversion unit 50 converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal. The amplification unit 60 amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation. The data drive circuit outputs compensated drive voltage signals to data lines.
    [0054] The voltage level shifter 40 is configured to process and transmit the first compensation signal or the second compensation signal to the digital-to-analog conversion unit 50. For example, a voltage of the first compensation signal or the second compensation signal is 3.3V. The voltage level shifter 40 increases 3.3V to 5V required by the digital-to-analog conversion unit 50.
    [0055] The amplification unit 60 is an analog buffer amplifier to enhance output drive ability.
    [0056] The digital-to-analog conversion unit 50 is a normal miniature digital-to-analog converter.
    [0057] The selection unit 30 is a switch chip.
    [0058] Please refer to FIG. 3. The first register unit 10 includes a first receiver 11, a first shift register 12, and a first data register 13. The first receiver 11, the first shift register 12, and the first data register 13 are connected in sequence.
    [0059] The second register unit 20 includes a second receiver 21, a second shift register 22, and a second data register 23. The second receiver 21, the second shift register 22, and the second data register 13 are connected in sequence.
    [0060] The first receiver 11 and the second receiver 21 are Mini-LVDS receivers.
    [0061] In some embodiments, the drive compensation circuit further includes a frame memory. The frame memory stores the first compensation signal and the second compensation signal.
    [0062] Further, the first data register 13 has a first control port configured to access a first control signal STB1. The second data register 23 has a second control port configured to access a second control signal STB2. The selection unit 30 has a third control port configured to access a third control signal DS.
    [0063] When the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register 12. When the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register 13.
    [0064] When the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register 13 is transmitted to the data lines after being processed by the voltage level shifter 40, the digital-to-analog conversion unit 50, and the amplification unit 60.
    [0065] When the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register 23. When the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    [0066] In the present embodiment, the first control signal STB1, the second control signal STB2, and the third control signal DS are square wave signals, and a timing diagram is shown in FIG. 4.
    [0067] An embodiment of the present disclosure further provides a data drive device including a data drive unit and a drive compensation circuit. The data drive unit is electrically coupled to the drive compensation circuit. The data drive unit is electrically coupled to data lines. The drive compensation circuit is described as above.
    [0068] In summary, although the present disclosure has been provided in the preferred embodiments described above, the foregoing preferred embodiments are not intended to limit the present invention. Those skilled in the art, without departing from the spirit and scope of the present invention, may make modifications and variations, so the scope of the protection of the present disclosure is defined by the claims.
    权利要求:
    Claims (18)
    [0001] A drive compensation circuit, comprising a first register unit, a second register unit, a selection unit, a voltage level shifter, a digital-to-analog conversion unit, and an amplification unit;wherein the first register unit and the second register unit are respectively connected to the selection unit, and the selection unit, the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit are connected in sequence;the first register unit is configured to acquire and store a first compensation signal;the second register unit is configured to acquire and store a second compensation signal;the selection unit is configured to selectively connect the first register unit or the second register unit to the voltage level shifter, the voltage level shifter processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit, the digital-to-analog conversion unit converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal, and the amplification unit amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation;the amplification unit is an analog buffer amplifier, and the selection unit is a switch chip.
    [0002] The drive compensation circuit of claim 1, wherein the first register unit comprises a first receiver, a first shift register, and a first data register, and the first receiver, the first shift register, and the first data register are connected in sequence.
    [0003] The drive compensation circuit of claim 2, wherein the second register unit comprises a second receiver, a second shift register, and a second data register, and the second receiver, the second shift register, and the second data register are connected in sequence.
    [0004] The drive compensation circuit of claim 3, wherein the first receiver and the second receiver are Mini-LVDS receivers.
    [0005] The drive compensation circuit of claim 3, further comprising a frame memory, and the frame memory storing the first compensation signal and the second compensation signal.
    [0006] The drive compensation circuit of claim 5, wherein the first data register has a first control port configured to access a first control signal STB1, the second data register has a second control port configured to access a second control signal STB2, and the selection unit has a third control port configured to access a third control signal DS;when the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register; when the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register;when the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register is transmitted to data lines after being processed by the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit;when the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register; when the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    [0007] A drive compensation circuit, comprising a first register unit, a second register unit, a selection unit, a voltage level shifter, a digital-to-analog conversion unit, and an amplification unit;wherein the first register unit and the second register unit are respectively connected to the selection unit, and the selection unit, the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit are connected in sequence;the first register unit is configured to acquire and store a first compensation signal;the second register unit is configured to acquire and store a second compensation signal;the selection unit is configured to selectively connect the first register unit or the second register unit to the voltage level shifter, the voltage level shifter processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit, the digital-to-analog conversion unit converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal, and the amplification unit amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation.
    [0008] The drive compensation circuit of claim 7, wherein the first register unit comprises a first receiver, a first shift register, and a first data register, and the first receiver, the first shift register, and the first data register are connected in sequence.
    [0009] The drive compensation circuit of claim 8, wherein the second register unit comprises a second receiver, a second shift register, and a second data register, and the second receiver, the second shift register, and the second data register are connected in sequence.
    [0010] The drive compensation circuit of claim 9, wherein the first receiver and the second receiver are Mini-LVDS receivers.
    [0011] The drive compensation circuit of claim 9, further comprising a frame memory, and the frame memory storing the first compensation signal and the second compensation signal.
    [0012] The drive compensation circuit of claim 11, wherein the first data register has a first control port configured to access a first control signal STB1, the second data register has a second control port configured to access a second control signal STB2, and the selection unit has a third control port configured to access a third control signal DS;when the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register; when the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register;when the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register is transmitted to data lines after being processed by the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit;when the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register; when the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    [0013] A data drive device, comprising a data drive unit and a drive compensation circuit, and the data drive unit and the drive compensation circuit are connected to data lines,wherein the drive compensation circuit comprises a first register unit, a second register unit, a selection unit, a voltage level shifter, a digital-to-analog conversion unit, and an amplification unit;the first register unit and the second register unit are respectively connected to the selection unit, and the selection unit, the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit are connected in sequence;the first register unit is configured to acquire and store a first compensation signal;the second register unit is configured to acquire and store a second compensation signal;the selection unit is configured to selectively connect the first register unit or the second register unit to the voltage level shifter, the voltage level shifter processes and transmits the first compensation signal or the second compensation signal to the digital-to-analog conversion unit, the digital-to-analog conversion unit converts the processed first compensation signal or the processed second compensation signal to a corresponding analog signal, and the amplification unit amplifies the analog signal with a predetermined multiple and then transmits the amplified analog signal to a data drive circuit for compensation.
    [0014] The data drive device of claim 13, wherein the first register unit comprises a first receiver, a first shift register, and a first data register, and the first receiver, the first shift register, and the first data register are connected in sequence.
    [0015] The data drive device of claim 14, wherein the second register unit comprises a second receiver, a second shift register, and a second data register, and the second receiver, the second shift register, and the second data register are connected in sequence.
    [0016] The data drive device of claim 15, wherein the first receiver and the second receiver are Mini-LVDS receivers.
    [0017] The data drive device of claim 15, further comprising a frame memory, and the frame memory storing the first compensation signal and the second compensation signal.
    [0018] The data drive device of claim 17, wherein the first data register has a first control port configured to access a first control signal STB1, the second data register has a second control port configured to access a second control signal STB2, and the selection unit has a third control port configured to access a third control signal DS;when the third control signal DS is at a low level, the first compensation signal in the frame memory is read and stored in the first shift register; when the first control signal STB1 is at a rising edge, the first compensation signal is outputted to the first data register;when the third control signal DS is at a high level and the first control signal STB1 is at a falling edge, the first compensation signal in the first data register is transmitted to data lines after being processed by the voltage level shifter, the digital-to-analog conversion unit, and the amplification unit;when the second control signal STB2 is at a rising edge, the second compensation signal is stored in the second data register; when the third control signal DS is at a low level and the second control signal STB2 is at a falling edge, the second compensation signal is transmitted to the data lines.
    类似技术:
    公开号 | 公开日 | 专利标题
    US20170270886A1|2017-09-21|Complementary gate driver on array circuit employed for panel display
    CN103400601B|2016-06-08|Shift-register circuit
    US10510283B2|2019-12-17|Grayscale signal compensation units, grayscale signal compensation methods, source drivers, and display apparatuses
    CN105047228B|2018-11-23|A kind of shift register and its driving method, driving circuit and display device
    US9589523B2|2017-03-07|GOA circuit and liquid crystal display
    US9442593B2|2016-09-13|Touch screen panel integrated display device and display panel
    JP6305709B2|2018-04-04|Display panel
    US9972252B2|2018-05-15|Organic light-emitting display panel and organic light-emitting display device
    EP2863293B1|2016-08-31|Display device and method for driving the same
    CN101520998B|2011-01-05|Picture flicker improvable liquid crystal display device and relevant driving method thereof
    US9362892B2|2016-06-07|Scanning signal line drive circuit, display device having the same, and driving method for scanning signal line
    KR100674543B1|2007-01-29|Driver circuit of display device
    TWI576813B|2017-04-01|Source driver apparatus and operating method thereof
    EP1575167B1|2009-03-11|Level shifter configured for use in a shift register
    CN102054426B|2014-05-14|Shift register circuit
    JP2626595B2|1997-07-02|Active matrix type liquid crystal display integrated tablet and driving method thereof
    CN101217274B|2011-08-17|Source follower
    JP2015506048A|2015-02-26|Drive circuit, shift register, gate driver, array substrate, and display device
    US10386873B2|2019-08-20|Power supply voltage control circuit and method, driver integrated circuit, and display device
    CN106652964B|2019-11-05|Shift register cell and its driving method, gate driving circuit, display device
    CN105390084B|2019-01-22|Display device, its driving method and its sequence controller
    US8917266B2|2014-12-23|Timing controller and a display device including the same
    KR102084716B1|2020-03-05|Display panel
    CN101320170B|2010-09-29|LCD device
    US20150028936A1|2015-01-29|Semiconductor device and display device
    同族专利:
    公开号 | 公开日
    KR20200063245A|2020-06-04|
    JP2020531915A|2020-11-05|
    CN107845359A|2018-03-27|
    WO2019080211A1|2019-05-02|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    法律状态:
    2019-05-04| STAA| Information on the status of an ep patent application or granted ep patent|Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
    2020-07-31| STAA| Information on the status of an ep patent application or granted ep patent|Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
    2020-07-31| PUAI| Public reference made under article 153(3) epc to a published international application that has entered the european phase|Free format text: ORIGINAL CODE: 0009012 |
    2020-09-02| 17P| Request for examination filed|Effective date: 20200422 |
    2020-09-02| AK| Designated contracting states|Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
    2020-09-02| AX| Request for extension of the european patent|Extension state: BA ME |
    2021-02-17| DAV| Request for validation of the european patent (deleted)|
    2021-02-17| DAX| Request for extension of the european patent (deleted)|
    2021-07-28| A4| Supplementary search report drawn up and despatched|Effective date: 20210625 |
    2021-07-28| RIC1| Information provided on ipc code assigned before grant|Ipc: G09G3/20 20060101AFI20210621BHEP Ipc: G09G3/323320160101ALI20210621BHEP Ipc: G09G3/327520160101ALI20210621BHEP |
    优先权:
    申请号 | 申请日 | 专利标题
    [返回顶部]