• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A package structure includes a substrate, a first capacitor, a System on Chip unit and a wiring layer. The first capacitor is provided on the substrate. The System on Chip unit is bonded with the first capacitor in a first dielectric layer. The wiring layer is configured to electrically couple the first capacitor and the System on Chip unit. The wiring layer is provided on the first dielectric layer through a second dielectric layer.
    公开号:EP3690925A1
    申请号:EP19217113.0
    申请日:2019-12-17
    公开日:2020-08-05
    发明作者:Liang-cheng WANG；Shiau-Shi Lin
    申请人:Delta Electronics Inc；
    IPC主号:H01L25-00
    专利说明:
    [0001] The present disclosure relates to a package structure, and more particularly, to package a capacitor and an integrated circuit. Description of Related Art
    [0002] Integrated circuit (IC) assemblies for complex electronic systems typically have a large number of interconnected IC chips. Integrated circuit chips are being fabricated with increasingly smaller sizes and higher circuit densities. In some circuits, it is necessary to use a large capacitor to implement some functions, such as boost or buck. However, limited by the structural limitations of the chip, the large capacitors cannot be deposed in the chip, and it caused a dilemma in designing circuits. SUMMARY
    [0003] One aspect of the present disclosure is a package structure. The package structure includes a substrate, a first capacitor, a System on Chip unit and a wiring layer. The first capacitor is provided on the substrate. The System on Chip unit is bonded with the first capacitor in a first dielectric layer. The wiring layer is configured to electrically couple the first capacitor and the System on Chip unit. The wiring layer is provided on the first dielectric layer through a second dielectric layer.
    [0004] Another aspect of the present disclosure is a package structure. The package structure includes a first conductive element, an dielectric element and a second conductive element. The first conductive element is provided on a substrate. The dielectric element is provided on the first conductive element. The first conductive element, the dielectric element and a System on Chip unit are bonded through a first dielectric layer. The second conductive element is provided on the dielectric element, so that the first conductive element, the dielectric element and the second conductive element form a first capacitor.
    [0005] Another aspect of the present disclosure is a method for fabricating a package structure. The method includes the following steps. Providing a first capacitor and a System on Chip unit on a substrate. Bonding the first capacitor and the System on Chip unit through a first dielectric medium to form a first dielectric layer. Forming a wiring layer on the first dielectric layer, so that the first capacitor is electrically coupled to the System on Chip unit through the wiring layer. Bonding the wiring layer to the first dielectric layer through a second dielectric medium to form a second dielectric layer on the first dielectric layer.
    [0006] It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the disclosure as claimed. BRIEF DESCRIPTION OF THE DRAWINGS
    [0007] The present disclosure can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:FIG. 1 is a schematic diagram of a package structure in some embodiments of the present disclosure. FIG. 2A is a schematic diagram of a System on Chip unit in some embodiments of the present disclosure. FIG. 2B is a schematic diagram of a first capacitor in some embodiments of the present disclosure. FIG. 3 is a schematic diagram of a package structure in some embodiments of the present disclosure. FIG. 4 is a flowchart illustrating a method for fabricating a package structure in some embodiments of the present disclosure. FIG. 5A - FIG. 5G are schematic diagrams of the method in some embodiments of the present disclosure. DETAILED DESCRIPTION
    [0008] For the embodiment below is described in detail with the accompanying drawings, embodiments are not provided to limit the scope of the present disclosure. Moreover, the operation of the described structure is not for limiting the order of implementation. Any device with equivalent functions that is produced from a structure formed by a recombination of elements is all covered by the scope of the present disclosure. Drawings are for the purpose of illustration only, and not plotted in accordance with the original size.
    [0009] It will be understood that when an element is referred to as being "connected to" or "coupled to", it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element to another element is referred to as being "directly connected" or "directly coupled," there are no intervening elements present. As used herein, the term "and/or" includes an associated listed items or any and all combinations of more.
    [0010] Please referring to FIG. 1, which is a schematic diagram of a package structure in some embodiments of the present disclosure. The package structure 100 includes a substrate 130, a first capacitor 200, a System on Chip unit 300 and a wiring layer 121. In some embodiments, the substrate 130 includes a first carrier 131 and a second carrier 132 (e.g., a dielectric layer), and the first carrier 131 and the second carrier 132 respectively include a first conductive layer 131a and a second conductive layer 132a. The first carrier 131 and the second carrier 132 are insulated from each other. The first capacitor 200 is disposed on the first carrier 131 of the substrate 130. The System on Chip unit 300 is disposed on the second carrier 132 of the substrate 130.
    [0011] In some embodiments, the first conductive element 210 is disposed on the first conductive layer 131a, which is disposed on the first carrier 131. The System on Chip unit 300 is disposed on the second conductive layer 132a, which is disposed on the second carrier 132. The material of the first carrier 131 and second carrier 132 may be or include stainless steel, copper (Cu), aluminum (Al), golden (Au), silver (Ag), tin (Sn), platinum (Pt), an alloy thereof, or the like. The first carrier 131 and the first conductive layer 131a may be the same or different materials. Similarly, the second carrier 132 and the second conductive layer 132a may be the same or different materials.
    [0012] The package structure 100 further includes a first dielectric layer 110 and a second dielectric layer 120. The System on Chip unit 300 is bonded with the first capacitor 200 in the first dielectric layer 110. The wiring layer 121 is provided on the first dielectric layer 110 through the second dielectric layer 120. In some embodiments, the first dielectric layer 110 is formed by a molding process through a first dielectric medium so as to bond the first capacitor 200 and the System on Chip unit 300.
    [0013] The wiring layer 121 is configured to electrically couple the first capacitor 200 and the System on Chip unit 300. In some embodiments, the material of the wiring layer 121 is metal and is made by laser drill and metal plating process. The details of the production method will be detailed later.
    [0014] Please referring to Fig.1 and Fig.2A, "the System on Chip unit" is an integrated circuit (also known as a "chip") that integrates all components of a computer or other electronic system. These components typically include a central processing unit (CPU), memory, input/output ports and secondary storage, which are all on a single substrate.
    [0015] In some embodiments, the System on Chip unit 300 may include integrated circuits, such as logic integrated circuits, analog integrated circuits, mixed signal integrated circuits, power integrated circuits, or memory circuits; micro-electro mechanical systems (MEMS); opto-electronic devices; sensors, such as light sensors or fingerprint sensor; or the like. In some embodiments, the System on Chip unit 300 includes an active element (not shown) formed therein, such as a transistor, a metal oxide semiconductor field effect transistor (MOSFET), a metal insulator semiconductor FET (MISFET), a junction field effect transistor (JFET), an insulated gate bipolar transistor (IGBT), a combination thereof, or the like.
    [0016] In some embodiments, the circuit in the System on Chip unit 300 requires a large capacitor. However, the area and volume of the large capacitor are too large so that it cannot be placed in the System on Chip unit 300. In the present disclosure, the first capacitor 200 is located in the first insulating layer 110 near to the System on Chip unit 300. Therefore, the present disclosure can configure a large capacitor without affecting the overall volume of the package structure 100.
    [0017] Please referring to Fig.1 and Fig.2B, in some embodiments, the first capacitor 200 includes a first conductive element 210, an dielectric element 230 and a second conductive element 220. The first conductive element 210 and the second conductive element 220 can be a copper pillar. The first conductive element 210 is provided in the first dielectric layer 110. The first conductive element 210, the dielectric element 230 and the System on Chip unit 300 are all bonded through a first dielectric layer 110. The dielectric element 230 is provided on the first conductive element 210. The second conductive element 220 is provided on the dielectric element 230. The first conductive element 210, the dielectric element 230 and the second conductive element 220 form the first capacitor 200.
    [0018] In order to adjust the capacitance value of the first capacitor 200, the material of the dielectric element 230 may be different from the material of the first dielectric layer 110 and the material of the second dielectric layer 120. For example, the material of the dielectric element 230 can be ceramic or mica, which is different from the material of the first dielectric medium. In some other embodiments, the first capacitor 200 does not include the dielectric element 230. The first conductive element 210 is spaced apart from the second conductive element 220 by a distance. The first dielectric medium of the first dielectric layer 110 can fill the space between the first conductive element 210 and the second conductive element 220. In other words, the material of the dielectric element 230 may be the same as the material of the first dielectric layer 110.
    [0019] As shown in Fig. 1, in some embodiments, the first conductive element 210 and the dielectric element 230 are disposed in the first dielectric layer 110. The second conductive element 220 is disposed in the second dielectric layer 120. The second conductive element 220 and the wiring layer 121 are bonded through the second dielectric layer 120, and the second conductive element 220 is electrically coupled to the System on Chip unit 300 through the wiring layer 121. However, referring to Fig.3, in other some embodiments, according to different production methods, the first conductive element 210, the dielectric element 230 and the second conductive element 220 may be all disposed in the first dielectric layer 110 and bonded through the first dielectric medium of the first dielectric layer 110. The second conductive element 220 is still electrically coupled to the System on Chip unit 300 through the wiring layer 121. The details of the production method will be detailed later.
    [0020] Referring to Fig.1 and Fig.2A, In some embodiments, the System on Chip unit 300 includes a silicon substrate 310, a GaN material layer 320 and a driving circuit 330. The System on Chip unit 300 has at least three terminals at the upper surface of the System on Chip unit 300, which includes a source terminal S, a drain terminal D and a gate terminal G. In some embodiments, the System on Chip unit 300 further includes a bootstrap terminal B and a PWM terminal P, and the first capacitor 200 is a bootstrap capacitor of the driving circuit 330. The source terminal S, the drain terminal D and the gate terminal G respectively receive corresponding voltages to drive transistors in the driving circuit 330. The PWM terminal P is configured to receive a pules width modulation signal to control the switch element in the driving circuit 330. The bootstrap terminal B is electrically coupled to the negative terminal of the bootstrap capacitor of the driving circuit 330 (e.g., the first capacitor 200) so as to a bootstrap signal from the bootstrap capacitor of the driving circuit 330.
    [0021] In some embodiments, the System on Chip unit 300 can be a GaN power transistor. The driving circuit 330 is a gate driving circuit. In some embodiments, the gate driving circuit includes a high-side transistor, a low-side transistor and a charge pump. For example, the gate driving circuit is discussed in more detail in U.S. patent number US 9,906,221 B1, filed on Dec. 30, 2016 , entitled "DRIVING CIRCUIT OF A POWER CIRCUIT". The disclosure of which is hereby incorporated by reference in its entirety.
    [0022] In the embodiment where the first capacitor 200 is a bootstrap capacitor of the driving circuit 330, the first capacitor 200 is electrically coupled to the gate terminal G and the bootstrap terminal B of the driving circuit 330. The first capacitor 200 is electrically coupled to the driving circuit 330 and is enabled according to the bootstrap signal.
    [0023] As shown in Fig.1, in some embodiments, the package structure 100 further includes a first conductor 111 disposed in the first dielectric layer 110. The first conductor 111 can be a Cu pillar. The first conductor 111 is disposed on the first carrier 131 through the first conductive layer 131a so as to electrically couple to a first side (e.g., bottom surface) of the first capacitor 200. The wiring layer 121 is electrically coupled to a second side (e.g., top surface) of the first capacitor 200. The wiring layer 121 is electrically coupled to the gate terminal G of the System on Chip unit 300, and the first conductor 111 is electrically coupled to the first conductive element 210 and the bootstrap terminal B of the System on Chip unit 300.
    [0024] The package structure 100 further includes a second conductor 112. The second conductor 112 can be a Cu pillar. The second conductor 112 is disposed on the second carrier 132 through the second conductive layer 132a so as to electrically couple to a first side (e.g., bottom surface) of the System on Chip unit 300. In addition, the second conductor 112 also electrically couple to the source terminal S of the System on Chip unit 300 so as to receive a source signal.
    [0025] Fig. 4 is a flowchart illustrating a method for fabricating the package structure 100 of FIG. 1 in some embodiments of the present disclosure. Figs. 5A-5E are diagrams illustrating processes for fabricating the package structure 100 of FIG. 1 in some embodiments of the present disclosure. Referring to Fig. 1, Fig. 4 and Figs. 5A - 5B, the method includes the following steps S401 - S406. In step S401, the first conductive element 210 of the first capacitor 200, a System on Chip unit 300, a first conductor 111, and a second conductor 112 are disposed on a substrate 130. In some embodiments, the first conductive element 210 of the first capacitor 200 is formed on the first carrier 131 with the first conductive layer 131a therebetween. The System on Chip unit 300 is disposed on the second carrier 132 with the second carrier 132a therebetween.
    [0026] Referring to Fig. 5A - Fig. 5B, in step S402, an dielectric element 230 is formed on the first conductive element 210. In step S403, the first conductive element 210 and the dielectric element 230 of the first capacitor 200 is bonded with the System on Chip unit 300 through the first dielectric medium to form the first dielectric layer 110. In some embodiments, the material of the first dielectric medium may be Epoxy or Bismaleimide Triazine Resin.
    [0027] In step S404, referring to Fig. 5C - 5E, the first molding layer 120a on the first dielectric layer 110 is formed by a molding process. Then, multiple first metal units 121a are formed by the laser drill and metal plating process. In some embodiments, as shown in Fig. 5C and Fig. 5D, after forming the first molding layer 120a by the molding process, etching the first molding layer 120a to form multiple holes H corresponding to the dielectric element 230, first conductor 111, the second conductor 112 and the System on Chip unit 300. Then, as shown in Fig. 5E, through the laser drill and metal plating process to the first molding layer 120a, forming multiple first metal units 121a on the first dielectric layer 110. In some embodiments, one of the first metal units 121a become the second conductive element 220. The first molding layer 120a on the first dielectric layer 110 is configured to fix the second conductive element 220 and the first metal units 121a.
    [0028] Referring to the Fig. 5F, in step S405, a second molding layer 120b and multiple second metal units 121b are formed and disposed on the first molding layer 120a with the same method as in step S404. The first metal units 121a and the second metal units 121b form the wiring layer 121, so that the first conductive element 210 of the first capacitor 200 is electrically coupled to the The bootstrap terminal B of the System on Chip unit 300 through the first conductor 111 and the first metal units 121a. The second conductive element 220 is electrically coupled to the gate terminal G through the second metal units 121b.
    [0029] In step S406, referring to Fig. 1 and Fig. 5G, a third molding layer 120c and multiple third metal units 121c are formed and disposed on the second molding layer 120b. The first molding layer 120a, the second molding layer 120b and the third molding layer 120c form the second dielectric layer 120. In some embodiments, the first molding layer 120a, the second molding layer 120b and the third molding layer 120c all using the second dielectric medium. The second dielectric medium is configured to bond the wiring layer 121 and the second conductive element 220 to the first dielectric layer 110 to form the second dielectric layer 120. In some other embodiments, the first molding layer 120a, the second molding layer 120b and the third molding layer 120c can use the different dielectric medium.
    [0030] In some embodiments, after forming the first metal units 121a and the second metal units 121b, a second capacitor C is formed in a gap of the wiring layer 121. Referring to Fig. 1 and Fig. 5G, the gap between one of the first metal units 121a and one of the second metal units 121b can form a second capacitor C. The second capacitor C is formed in the second dielectric layer 120 and is electrically coupled the first capacitor 200 in parallel so that the first capacitor 200 and the second capacitor C may be used to be a bootstrap capacitor of the driving circuit 330.
    [0031] In the method of the present disclosure, it can directly dispose a first capacitor 200, which is already packaged as a package structure, on the substrate 130. That is, the first conductive element 210, the dielectric element 230 and the second conductive element 220 are first packaged into the first capacitor 200. Then, the first capacitor 200 placed on the substrate 130. in some other embodiments, the first conductive element 210 and the dielectric element 230 are first packaged together and be disposed on the substrate 130. Then, after forming the first dielectric layer 110, disposing the second the first conductive element 210, the dielectric element 230 and the second conductive element 220 are first packaged on the first dielectric layer 110.
    [0032] In the embodiment shown in Fig 5A- Fig 5G, the second conductive element 220 is formed on the dielectric element 230 and disposed in the second dielectric layer 120. In some embodiments of other method, as shown in Fig. 3, after forming an dielectric element 230 on the first conductive element 210, the method is disposing the second conductive element 220 on the dielectric element 230. Then, bonding the first conductive element 210, the second conductive element 220 and the dielectric element 230 through the first dielectric medium. That is, the first conductive element 210, the second conductive element 220 and the dielectric element 230 are all deposed in the first dielectric layer 110.
    [0033] In some embodiments, after the first conductive element 210 disposed on the substrate 130, the first dielectric medium fixs the first conductive element 210 and the System on Chip unit 300. In this embodiment, the first dielectric medium is used for the dielectric element. After forming the first dielectric layer 110, deposing the second conductive element 220 on the first dielectric layer 110. The first conductive element 210 is spaced apart from the second conductive element 220 by a distance. Accordingly, the first conductive element 210, the second conductive element 220 and the first dielectric medium between the first conductive element 210 and the second conductive element 220 forms the first capacitor 200.
    权利要求:
    Claims (15)
    [0001] A package structure, characterized by comprising:
    a substrate (130);
    a first capacitor (200) provided on the substrate (130);
    a System on Chip unit (300) bonded with the first capacitor (200) in a first dielectric layer (110); and
    a wiring layer (121) configured to electrically couple the first capacitor (200) and the System on Chip unit (300), wherein the wiring layer (121) is provided on the first dielectric layer (110) through a second dielectric layer (120).
    [0002] The package structure of claim 1, wherein the first capacitor (200) comprises:
    a first conductive element (210) formed in the first dielectric layer (110);
    an dielectric element (230) formed on the first conductive element (210); and
    a second conductive element (220) formed on the dielectric element (230).
    [0003] The package structure of claim 2, wherein a material of the dielectric element (230) is different from a material of the first dielectric layer (110) and a material of the second dielectric layer (120).
    [0004] The package structure of claim 1, wherein the first capacitor (200) comprises:
    a first conductive element (210) disposed in the first dielectric layer (110); and
    a second conductive element (220) spaced apart from the first conductive element (210) by a distance.
    [0005] The package structure of any one of claim 1, 2, 3 and 4, further comprising:a first conductor (111) disposed in the first dielectric layer (110), the first capacitor (200) electrically coupled to the System on Chip unit (300) through the first conductor (111) and the wiring layer (121).
    [0006] The package structure of any one of claim 1, 2, 3, 4 and 5, wherein the System on Chip unit (300) comprises a gate driving circuit (330), and the first capacitor (200) is a bootstrap capacitor of the gate driving circuit (330).
    [0007] The package structure any one of of claim 1, 2, 3, 4, 5 and 6, wherein the System on Chip unit (300) comprises a GaN power transistor.
    [0008] The package structure of any one of claim 1, 2, 3, 4, 5, 6 and 7, further comprising:a second capacitor (C) formed in the second dielectric layer (120) and electrically coupled the first capacitor (200) in parallel.
    [0009] A method for fabricating a package structure, characterized by comprising:
    providing a first capacitor (200) and a System on Chip unit (300) on a substrate (130);
    bonding the first capacitor (200) and the System on Chip unit (300) through a first dielectric medium to form a first dielectric layer (110);
    forming a wiring layer (121) on the first dielectric layer (110), so that the first capacitor (200) is electrically coupled to the System on Chip unit (300) through the wiring layer (121); and
    bonding the wiring layer (121) to the first dielectric layer (110) through a second dielectric medium to form a second dielectric layer (120) on the first dielectric layer (110).
    [0010] The method of claim 9, further comprising:
    forming a first conductive element (210) on the substrate (130); and
    forming a second conductive element (220) on the first dielectric layer (110) after forming the first dielectric layer (110), wherein the second conductive element (220) is spaced apart from the first conductive element (210) by a distance.
    [0011] The method of claim 9, further comprising:
    forming a first conductive element (210) on the substrate (130);
    forming an dielectric element (230) on the first conductive element (210);
    forming a second conductive element (220) on the first dielectric layer (110) after forming the first dielectric layer (110); and
    bonding the wiring layer (121) and the second conductive element (220) through the second dielectric medium.
    [0012] The method of claim 9, further comprising:
    forming a first conductive element (210) on the substrate (130);
    forming an dielectric element (230) on the first conductive element (210);
    forming a second conductive element (220) on the dielectric element; and
    bonding the first conductive element (210), the second conductive element (220) and the dielectric element (230) through the first dielectric medium.
    [0013] The method of claim 9, further comprising:forming a first conductor (111) on the substrate (130), wherein the first conductor (111) is electrically coupled to a first side of the first capacitor (200), the wiring layer (121) is electrically coupled to a second side of the first capacitor (200), and the wiring layer (121) and the first conductor (111) is respectively electrically coupled to a first terminal and a second terminal of the System on Chip unit (300).
    [0014] The method of any one of claim 9, 10, 11, 12 and 13, wherein the System on Chip unit (300) comprises a gate driving circuit (330), and the first capacitor (200) is a bootstrap capacitor of the gate driving circuit (330).
    [0015] The method of any one of claim 9, 10, 11, 12 and 13, further comprising:forming a second capacitor (C) in a gap of the wiring layer (121), wherein the second capacitor (C) is electrically coupled the first capacitor (200) in parallel.
    类似技术:
    公开号 | 公开日 | 专利标题
    US9589869B2|2017-03-07|Packaging solutions for devices and systems comprising lateral GaN power transistors
    US9559068B2|2017-01-31|Wafer scale package for high power devices
    US9659854B2|2017-05-23|Embedded packaging for devices and systems comprising lateral GaN power transistors
    US9691673B2|2017-06-27|Power module semiconductor device
    CN105283956B|2018-12-28|The integration multi-port out-put supply converter of semiconductor chip with vertical stacking
    US9929079B2|2018-03-27|Leadless electronic packages for GAN devices
    US8508052B2|2013-08-13|Stacked power converter structure and method
    US7800217B2|2010-09-21|Power semiconductor device connected in distinct layers of plastic
    US6294403B1|2001-09-25|High performance flip chip package
    CN100536119C|2009-09-02|A semiconductor device and a method of manufacturing the same
    USRE43663E1|2012-09-18|Semiconductor device
    US7190062B1|2007-03-13|Embedded leadframe semiconductor package
    US6833287B1|2004-12-21|System for semiconductor package with stacked dies
    TWI399836B|2013-06-21|Wafer level chip scale package and process of manufacture
    US6373127B1|2002-04-16|Integrated capacitor on the back of a chip
    US7790513B2|2010-09-07|Substrate based unmolded package
    US7129569B2|2006-10-31|Large die package structures and fabrication method therefor
    EP1900022B1|2015-10-07|Complete power management system implemented in a single surface mount package
    US20130214399A1|2013-08-22|DC/DC Converter Power Module Package Incorporating a Stacked Controller and Construction Methodology
    US8247269B1|2012-08-21|Wafer level embedded and stacked die power system-in-package packages
    US7557434B2|2009-07-07|Power electronic package having two substrates with multiple electronic components
    US8461669B2|2013-06-11|Integrated power converter package with die stacking
    US6991961B2|2006-01-31|Method of forming a high-voltage/high-power die package
    US9842797B2|2017-12-12|Stacked die power converter
    CN101971332B|2015-04-29|Semiconductor die package including embedded flip chip
    同族专利:
    公开号 | 公开日
    TWI697997B|2020-07-01|
    TW202029450A|2020-08-01|
    US20200243453A1|2020-07-30|
    CN111508943A|2020-08-07|
    US10978403B2|2021-04-13|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    法律状态:
    2020-07-03| STAA| Information on the status of an ep patent application or granted ep patent|Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED |
    2020-07-03| PUAI| Public reference made under article 153(3) epc to a published international application that has entered the european phase|Free format text: ORIGINAL CODE: 0009012 |
    2020-08-05| AK| Designated contracting states|Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
    2020-08-05| AX| Request for extension of the european patent|Extension state: BA ME |
    2021-02-12| STAA| Information on the status of an ep patent application or granted ep patent|Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
    2021-03-17| RBV| Designated contracting states (corrected)|Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
    2021-03-17| 17P| Request for examination filed|Effective date: 20210204 |
    优先权:
    申请号 | 申请日 | 专利标题
    [返回顶部]